

Introduction & Basic Electrical properties of MOS ckt:-

VLSI - Very large Scale integration

Definition of Ic:-

Ic is an electronic for integrated circuit and may be given as combination of active or passive elements that are integrated on single silicon chip.

As there are several advantages of using Silicon which includes, it acts as good insulating material, Oxidizing material.

Most of the Ic's available in the market are made using silicon only [i.e., 90%.]

Trends in micro electronics:-

The electronics now a days available in the market are categorized by reliability, size, weight, Volume, cost.

In addition these the VLSI technology made an advantage to have a more powerful & flexible processor for availing a good source.


\* The BJT was first invented by William Shockley & John Bardeen in 1947 at Bell Laboratories.

\* up to 1950's the BJT technology was dominated by vacuum tubes.


\* The 1<sup>st</sup> Ic technology was developed in 1960's and there by a revolutionary come into the electronics industries.

# Symbols of Mosfet:-


## VLSI Technology





### N-Mos





### P-Mos



enhancement mode



Depletion mode



current supply

BJT is a Current Controlled device where as MOSFET is a Voltage Controlled device.

## Levels of integration:-

Depending upon the complexity of integrated ckt the classification can be given as

SSI (Small scale integration) - 10 to 100

MSI (Medium scale integration) - 100 to 1000

LSI (Large scale integration) - 1000 to  $10^5$

VLSI (Very large scale integration) -  $10^5$  to  $10^6$


The upcoming technology i.e.,

ULSI (Ultra large scale integration) - 10 to 100 million

## Difference Between BJT and MOSFET

<u>BJT</u>	<u>MOSFET</u>
1. It is current control device.	1. It is voltage control device.
2. Collector and emitter terminal's are not interchange.	2. Drain and Source terminals are interchange.
3. Impedance is low.	3. Impedance is high.
4. $\Delta p$ Impedance is low	4. $\Delta p$ Impedance is high
5. Trans conductance is high.	5. Transconductance is low

\* Why it is called FET?




$V_{gs}$  = Voltage b/w gate and source terminals.

By the external application of  $v_{gs}$  there is an electric field development b/w gate and source

and hence it will get effected in corresponds with vgs. Hence it is called field effect Transistor (FET).

### The IC Era:-


- \* The first IC emerged in the early 1960s.
- \* Depending upon the potential of that IC, we can find no. of transistors that are being integrated in the single silicon chip.
- \* In less than 3 decades the no of transistors count has risen from 100 to 1000 millions of transistors per chip.



### Moore's law:-

The graphical representation that gives the relation - ship b/w the year,  $\sqrt[3]{}$  no. of transistor per chip is called moore's law.

No of transistors per chip	supply voltage	channel length ( $\mu\text{m}$ )
10000m	3V	0.3
1000m	2.5V	0.25
100m	2V	0.2
10m	1.5V	0.15
1m	1V	1






Channel length (μm) ——— • ——— • ——— • ———

Supply voltage —————

No. of transistors per chip - - - - -

To have powerful and flexible processors, some more modifications are made to Moore's law which includes reducing supply voltage and channel length.


Symbol's for IC fabrication process:-



n-diffusions



polysilicon



metal




depletion




### N-MOS fabrication process:-


Step 1:- for the designing of n-mos transistor we have to consider p-type of substrate material.



Step 2:- To improve the quality and protection an oxide layer of one micrometer thickness is grown over all surface of p-substrate.




Step 3: A photoresistive layer is grown at the top of oxide layer and it is exposed to uv light through suitable masking.




Step 4:- The uncovered portion of mask allows UV light to flow through it, the oxide layer will be get softened and remain covered position will be remain harden.


The portion which is softened will be remove and the process is called "Etching".



Step 5:- An oxide layer of  $0.1 \mu\text{m}$  thickness is grown and using polysilicon and metal gate terminal can be extracted.




Step 6: To diffuse n-type of impurities into p-type of substrate the masking and Etching processes are again carried out




Step 7:- The uncovered portions of mask will be get softened and then by removed using etching process.

The n-type of impurities are diffused into the p-type of substrate as shown below.




Step 8:- From the n-type of impurities drain and source terminals can be extracted using polysilicon and metals.



2) P-MOS fabrication Process:-


P- $\text{N}$ -P      P-diffusion  
 |  
 Substrate

Step 1:- for the designing of P-MOS transistor we have to consider n-type of substrate material.






step 2:- To improve the quality and protection on oxide layer of  $1\mu\text{m}$  thickness is grown overall surface of n-substrate.




step 3:- A photoresistive layer is grown at the top of oxide layer and it is exposed to uv light through suitable Masking.




step 4:- The uncovered position of mask allows uv light to flow through it, the oxide layer will get soften and remain covered portion will remain harden.


The portion which is soften will be removed and this process is called Etching.




step 5:- An oxide layer of  $0.1\mu\text{m}$  thickness is grown and using polysilicon and metal gate terminal can be exerted.




Step 6:- To diffuse p-type of impurities into n-type of substrate - the Masking and etching process are again carried out.



Step 7:- The uncovered portion of Mask will be get soften and there by removed by using "Etching" process. The n-type of impurities are diffused into p-type of substrate as shown in below.



Step 8:- from the p-type of impurities drain and source terminals can be extracted by using polysilicon and metals.



## CMOS Inverter:-


\* CMOS is known as complementary metaloxide semiconductor and it will produce output has complementation of input.

\* The CMOS can be designed with the help of PMOS and NMOS.

\* NMOS transistors are faster than PMOS devices because the Mobility of electrons are greater. Compare to Mobility of holes.

$$\text{i.e., } \mu_n = 2.5 \mu_p$$

## CMOS Inverter Circuit:-



$V_{in}$	$Q_1$	$Q_2$	$V_{o/p}$
0	ON	OFF	1
1	OFF	ON	0

## operation:-

Case (1):- When  $V_{in}$  is zero

When the input is logic 0 then the transistor  $Q_1$  will get ON,  $Q_2$  will get off there by producing  $V_o$  as logic '1'.

Case (2):- when  $V_{in}$  is logic '1'.

When the Input is logic 1 then  $Q_1$  will get turn off,  $Q_2$  will get turn on, hence the  $V_o$  as logic '0'.


## Fabrication of CMOS:-

For the fabrication of CMOS we have different types


1. CMOS using p-well process
2. CMOS using n-well process
3. Twin-Tub process

### CMOS fabrication using n-well process:-


Step 1:- For the designing of CMOS using n-well process we have to consider a p-type of substrate.




Step 2:- Diffuse N-type of substrate (n-well) into p-type of substrate.




Step 3:- grow oxide layer on the surface of p-type substrate of 1μm thickness




Step 4- To improve selectiveness, a photoresistive layer is grown and it is exposed to uv light through suitable Masking.




Step 5- The uncovered portions of mask will get soften and removed by etching process.




Step 6- An oxide of 0.1 layer is grown on the top of p-type of substrate.




Step 7- The gate terminals can be extracted from p and n type of substrates using polysilicon and metal.



Steps:- To have diffusions of n-type and p-type




Step 9: finally further CMOS the i/p and o/p terminals can be extracted as like shown below.



2) CMOS fabrication using p-well process:-


Step 1: For the designing of CMOS using p-well process we have to consider an n-type substrate.




Step 2:- diffuse p-type substrate (p-well) into n-type of substrate.




Step 3:- grow oxide layer on the surface of p-type of substrate of 1um thickness.




Step 4:- To improve the protective ness a photoresistive layer is grown and it is exposed to uv light through suitable masking.




Step 5: The uncovered portions of mask will get soften and removing the "etching" process.



Step 6: An oxide layer of 0.1um is grown on the top of p-type substrate.




Step 7: The gate terminal can be extracted from p and n-type of the substrate using polysilicon metal






Step 8:- To have diffusion p-type and n-type into corresponding n & p type of substrates Repeat the steps from (4) to (6).




Step 9: finally for the CMOS the i/p and o/p terminals extracted as like shown below.



## CMOS fabrication using Twin-Tub process:-

CMOS using twin-tub process is the logical extension of P-well and N-well process. The designing can be carried out by taking a high resistive n-type or substrate. Here the design is considered such that the performance of P-well do not compromise the performance of N-well using Epitaxial layer. Hence doping level is readily achieved.




## Comparison b/w CMOS technology and Bipolar technology

S.No	CMOS technology	Bipolar technology
1.	It is a Voltage controlled device.	It is a current controlled device.
2.	High input impedance and low output drain current.	Low input impedance and high output drain current.
3.	Low static power dissipation	High static power dissipation
4.	Scalable threshold voltage	threshold voltage may depend on type of semiconducting materials & on device parameters.

5. Bidirectional Capability that is drain and source terminals can be interchange.	These are essentially uni-directional,
6. low transconductance. i.e., $g_m$ is directly proportional to $1/\text{impedance}$ .	High transconductance that is $g_m \propto eV_{in}$
7. High package density	Low package density.
8. High noise margin	Low voltage swing levels

Enhancement mode MOSFET:- [nmos]

While designing N-MOS we have to take p-type of substrate and it has two n-type of diffusions to form drain and source terminals for extracting gate, drain and source terminals polysilicon and metal contacts are use for necessary needs. Here we have to apply a suitable positive voltage at the gate terminal to create channel b/w drain and source



## operation of NMOS:-


The designing of NMOS includes P-type of substrate and heavily doped n<sup>+</sup> impurities are diffuse into P-type of substrate to get drain and source terminals. Considering a

### Case (1):-

When  $V_{gs} = 0V$

When  $V_{gs} = 0V$  no channel will be form and no current condition takes place.

\* Here when  $V_{gs} = 0$  we can find two junction diodes that are connected in series back to back manner in b/w drain and source and these two diodes are in reverse bias condition.




Case (2):- when  $V_{gs} > 0V$ , means we are applying some possible voltage at the gate terminal then the majority charge carriers in n-mos that is holes will get depleted by an amount of voltage applied at the gate terminal.

\* If we increase the gate potential step by step then the holes in the substrate will get

rippled and pushed down leaves a depletion region b/w drain and source. Hence it is called charge inversion layer.

\* After having a charge inversion layer the holes in the gate terminal will get attracted to n<sup>+</sup> diffusions present in drain and source terminals, thereby forming N-channel b/w drain and source.

\*\* Note:- The voltage at which charge inversion layer forms and the gate terminal can be inverted is called threshold voltage of mos device.



Case (3):- when  $V_{GS} < V_T$ ,  $V_{DS} = 0$ .

No channel will be form and hence no current conduction takes place i.e.,  $I_{OS} = 0$

Case (4):-  $V_{GS} > V_T$ ,  $V_{DS} = 0$


When  $V_{GS} > V_T$  then channel will be form but no current conduction takes place i.e., cutoff region.

Active region → current conduction takes place

Saturation Region  $\rightarrow$  Acts as constant current source


Case (5):- when  $v_{gs} > v_t$ ,  $v_{ds} \leq v_g$

When  $v_{gs} > v_t$  channel will be form, when  $v_{ds} = v_g$  ( $v_{ds} = v_{gs} - v_t$ ) then near drain terminal there is an insufficient electric field and it is in non-saturation condition.



Case (6):- when  $v_{gs} > v_t$ ,  $v_{ds} > v_g$

When  $v_{gs} > v_t$ ,  $v_{ds} > v_g$  ( $v_{ds} > v_{gs} - v_t$ ) then channel will be form and as  $v_{ds}$  is raised greater than  $v_{gs} - v_t$  there is insufficient electric field near the drain terminal which causes the channel pinch off



Here when  $V_{gs} > V_t$ ,  $V_{ds} > V_{gs} - V_t$  it is in saturation mode and hence acts as constant current source.



Note:- for an enhancement mode n-mos, the channel will be created by applying <sup>suitable</sup> positive voltage at the gate terminal.

\* IF it is p-mos, to create channel we need to apply negative voltage at the gate terminal.

### Depletion Mode N-MOS:-

In Depletion mode MOSFET it is having an inbuilt channel that is no need to apply external voltage.

In this depletion mode n-mos the channel will be created b/w drain and source prior to Manufacturing stage before applying insulating and metals.




### Body Mass effect:-

Note:- Depletion mode n-mos is always on. If you want to remove channel, we need to apply the negative voltage at the gate terminal.

## Body Mass Effect:-

for n-mos, basically the source voltage and body potential should be equal that is  $V_S = V_B = 0$ . If  $V_B \neq 0$  i.e., it is having some inbuilt potential then it causes an effect on threshold voltage. hence threshold voltage level is increased to avoid this the body is connected to suitable negative voltage w.r. to source hence this effect is called Body Mass effect.



## Relationship b/w $I_{DS}$ vs $V_{DS}$ :-

The whole concept of mass transistor revolves the application of  $V_{GS}$  which in turn causes to create a channel b/w drain and source.

$\therefore$  The current  $I_{DS}$  is a dependent on both  $V_{GS}$  and  $V_{DS}$ .



The current  $I_{ds}$  can be given by

$$-I_{ds} = -I_{sd}$$

$$\therefore I_{ds} = \frac{Q_c}{\tau_{ds}} \rightarrow (1)$$

where  $Q_c$  is charge and

$\tau_{ds}$  is electron transit time

we know that  $\tau_{ds} = \frac{L}{v} \rightarrow (2)$

where  $L =$  length of the channel and

$v =$  velocity

The velocity ' $v$ ' can be given as

$$v = \mu E_{ds} \rightarrow (3)$$

where  $\mu$  is called mobility constant

$E_{ds} =$  Effective electric field b/w drain and source.

$$E_{ds} = \frac{V_{ds}}{L} \rightarrow (4)$$

Sub (4) in (3)

$$v = \mu E_{ds}$$

$$v = \mu \frac{V_{ds}}{L} \rightarrow (5)$$

Sub (5) in (2)

$$\tau_{ds} = \frac{L}{v}$$

$$\tau_{ds} = \frac{L}{\mu V_{ds}}$$

$$\tau_{ds} = \frac{L^2}{\mu V_{ds}} \rightarrow (6)$$

Sub (6) in (1)

$$I_{ds} = \frac{Q_c}{\tau_{ds}}$$

$$I_{ds} = \frac{Q_c}{\frac{L^2}{\mu V_{ds}}}$$

$$I_{ds} = \frac{Q_c \mu V_{ds}}{L^2}$$

\*  $\mu_n - 650 \text{ cm}^2/\text{Vsec}$   
 $\mu_p - 240 \text{ cm}^2/\text{Vsec}$  at room temperature

Case (1): - Non-saturation  
when it is in non-saturation then the effective voltage is  $\frac{V_{ds}}{2}$ .

The charge 'Qc' can be given as

$$Q_c = E_g \epsilon_0 \epsilon_{ins} \omega L \rightarrow (1)$$

where  $E_g$  is effective gate voltage

$\epsilon_0$  is permittivity of free space

$$\epsilon_0 = 8.854 \times 10^{-12} \text{ F/m}$$

$\epsilon_{ins}$  = relative permittivity

$$\epsilon_{ins} = 4 \text{ (for silicon)}$$

$\omega$  = width

$L$  = length

$$\text{we know that } E_g = \frac{[V_g - \frac{V_{ds}}{2}]}{D}$$

where  $D$  = oxide thickness

$$\text{wkt } V_g = V_{gs} - V_t$$

$$E_g = \frac{[(V_{gs} - V_t) - \frac{V_{ds}}{2}]}{D} \rightarrow (2)$$

$$Q_c = \frac{\left[ (V_{gs} - V_t) - \frac{V_{ds}}{2} \right] \epsilon_0 \epsilon_{ins} \omega L}{D}$$

$$Q_c = \left[ (V_{gs} - V_t) - \frac{V_{ds}}{2} \right] \frac{\epsilon_0 \epsilon_{ins} \omega L}{D} \rightarrow (3)$$

WKT

$$I_{ds} = \frac{Q_c \mu V_{ds}}{L^2}$$

Sub eqn (3) in  $I_{ds}$ , we get

$$I_{ds} = \left[ (V_{gs} - V_t) - \frac{V_{ds}}{2} \right] \frac{\epsilon_0 \epsilon_{ins} \omega \mu V_{ds}}{D L^2}$$

$$I_{ds} = \left[ (V_{gs} - V_t) - \frac{V_{ds}}{2} \right] \frac{\epsilon_0 \epsilon_{ins} \mu \omega V_{ds}}{D L}$$

$$I_{ds} = \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right] \frac{\epsilon_0 \epsilon_{ins} \mu \omega}{D L}$$

$$\text{Let } k = \frac{\epsilon_0 \epsilon_{ins} \mu \omega}{D L}$$

$$I_{ds} = \frac{k \omega}{L} \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

$$\text{Let } \frac{k \omega}{L} = \beta$$

$$I_{ds} = \beta \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

$$C_g = \frac{k \omega L}{\mu} \Rightarrow k = \frac{C_g \mu}{\omega L}$$

$C_g$  = gate to channel capacitance

$$I_{ds} = \frac{C_g \mu}{\phi L} \cdot \frac{W}{L} \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

$$I_{ds} = \frac{C_g \mu}{L^2} \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

wkt  $C_g = C_o W L$

$$I_{ds} = \frac{C_o W \mu}{L^2} \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

Case (2):- Saturation  $[V_{ds} = V_{gs} - V_t]$

$$I_{ds} = \frac{k_w}{L} \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right] \rightarrow (1)$$

→ Saturation starts at  $V_{ds} = V_{gs} - V_t$

$$\rightarrow I_{ds} = \frac{k_w}{L} \left[ V_{ds}^2 - \frac{V_{ds}^2}{2} \right]$$

$$I_{ds} = \frac{k_w}{L} \left[ \frac{V_{ds}^2}{2} \right]$$

$$I_{ds} = \frac{k_w}{L} \left[ \frac{(V_{gs} - V_t)^2}{2} \right]$$

let  $\frac{k_w}{L} = \beta$

$$I_{ds} = \beta \left[ \frac{V_{gs} - V_t}{2} \right]^2$$

$$I_{ds} = \frac{k_w}{L} \left[ \frac{(V_{gs} - V_t)^2}{2} \right]$$

WKT  $C_g = \frac{kWL}{\mu} \Rightarrow k = \frac{C_g \cdot \mu}{WL}$

$\Rightarrow I_{ds} = \frac{C_g \mu}{WL} \frac{W}{L} \cdot \left[ \frac{(V_{gs} - V_t)^2}{2} \right]$

$$I_{ds} = \frac{C_g \mu}{L^2} \left[ \frac{(V_{gs} - V_t)^2}{2} \right]$$

WKT  $C_g = C_o WL$

$I_{ds} = \frac{C_o W \mu}{L^2} \left[ \frac{(V_{gs} - V_t)^2}{2} \right]$

$$I_{ds} = \frac{C_o W \mu}{L} \left[ \frac{(V_{gs} - V_t)^2}{2} \right]$$

### Trans Conductance ( $g_m$ )

Transconductance is defined as the relationship between output current ' $I_{ds}$ ' and input voltage ' $V_{gs}$ '.

$\therefore g_m = \frac{\delta I_{ds}}{\delta V_{gs}} \Big|_{V_{ds} = \text{constant}}$

WKT  $I_{ds} = \frac{Q_c}{\tau_{ds}}$

$\tau_{ds} = \frac{L^2}{\mu V_{ds}}$

$$I_{ds} = \frac{Q_c \mu V_{ds}}{L^2}$$

$$\delta I_{ds} = \frac{\delta Q_c \mu V_{ds}}{L^2}$$

$$\text{WKT } C_g = \frac{kWL}{\mu} \Rightarrow k = \frac{C_g \mu}{WL}$$

$$\Rightarrow I_{ds} = \frac{C_g \mu}{WL} \frac{W}{L} \left[ \frac{(V_{gs} - V_t)^2}{2} \right]$$

$$I_{ds} = \frac{C_g \mu}{L^2} \left[ \frac{(V_{gs} - V_t)^2}{2} \right]$$

$$\text{WKT } C_g = C_o WL$$

$$I_{ds} = \frac{C_o W \mu}{L^2} \left[ \frac{(V_{gs} - V_t)^2}{2} \right]$$

$$I_{ds} = \frac{C_o W \mu}{L} \left[ \frac{(V_{gs} - V_t)^2}{2} \right]$$

### Trans Conductance ( $g_m$ )

Transconductance is defined as the relationship between output current ' $I_{ds}$ ' and input voltage ' $V_{gs}$ '.

$$\therefore g_m = \frac{\delta I_{ds}}{\delta V_{gs}} \Big|_{V_{ds} = \text{constant}}$$

$$\text{WKT } I_{ds} = \frac{Q_c}{\tilde{\gamma}_{ds}}$$

$$\tilde{\gamma}_{ds} = \frac{L^2}{\mu V_{ds}}$$

$$I_{ds} = \frac{Q_c \mu V_{ds}}{L^2}$$

$$\delta I_{ds} = \frac{\delta Q_c \mu V_{ds}}{L^2}$$

WKT

$$C_g = \frac{Q_c}{V_{gs}}$$

$$V_{gs} = \frac{Q_c}{C_g}$$

$$\Delta V_{gs} = \frac{\Delta Q_c}{C_g}$$

$$\therefore g_m = \frac{\Delta I_{ds}}{\Delta V_{gs}}$$

$$= \frac{\Delta Q_c \mu V_{ds}}{L^2}$$

$$\frac{\Delta Q_c}{C_g}$$

$$g_m = \frac{C_g \mu V_{ds}}{L^2}$$

WKT  $C_g = C_o \omega L$

$$\therefore g_m = \frac{C_o \omega \mu V_{ds}}{L^2}$$

$$g_m = \frac{C_o \omega \mu V_{ds}}{L}$$

Output Conductance ( $g_{ds}$ ):-

The output conductance  $g_{ds}$  is defined as the relationship between output current  $I_{ds}$  and input voltage  $V_{gs}$ .

$$g_{ds} = \frac{I_{ds}}{V_{gs}} \Big|_{V_{ds} = \text{constant}}$$

WKT  $I_{dc} = \frac{Q_c \mu V_{ds}}{L^2}$  and  $V_{gs} = \frac{Q_c}{C_g}$

$$g_{ds} = \frac{\frac{Q_c \mu V_{ds}}{L^2}}{\frac{Q_c}{C_g}}$$

$$g_{ds} = C_g \frac{\mu V_{ds}}{L^2}$$

$$g_{ds} \propto \frac{1}{L^2}$$

An increase in the channel length of a device may cause reduce output conductance  $g_{ds}$ .

Figure of Merit ( $\omega_0$ ):-

The figure of merit  $\omega_0$  is defined as the ratio of transconductance to the gate to channel capacitance ( $C_g$ ).

$$\omega_0 = \frac{g_m}{C_g}$$

WKT  $g_m = \frac{C_g \mu V_{ds}}{L^2}$

$$\omega_0 = \frac{\frac{C_g \mu V_{ds}}{L^2}}{C_g}$$



$$I_D = \frac{\mu C_{ox} W}{2L} (V_{GS} - V_T)^2$$

Since  $V_{GS} = V_{GS} - V_T$

$$I_D = \frac{\mu C_{ox} W}{2L} (V_{GS} - V_T)^2$$

### N-MOS Inverter:-


The N-mos inverter is more oftenly use and it can produce full amount of logic levels.

#### Description:-

\* The arrangement of nmos inverter consists of depletion mode and enhancement mode transistors.

\* Here the gate terminal of depletion mode nmos is connected to the drain terminal of enhancement mode nmos.

\* The depletion mode transistor is always on because of the inbuilt channel.



#### operation:-

##### Case (1):-

when  $V_{in}$  is logic '1'

When Input is logic 1 the transistor  $Q_2$  turns ON and

transistor  $Q_1$  <sup>is always</sup> turns ON because it is depletion mode

#### Truth Table:-

$V_{in}$	$Q_1$	$Q_2$	$V_o$
0	ON	OFF	1
1	ON	ON	0

then  $V_{out}$  is logic 0.


Case (2):-

When  $V_1$  is logic '0'

When input is logic '0' then the transistor  $Q_2$  remains off and  $Q_1$  is on hence the o/p voltage is logic '1'.


Alternative forms of pull-up:-

1. Resistive pull-up:- The resistive pull-up configuration is not oftenly used while designing silicon substrate because high resistive values are not incooperated in that silicon substrate.




2. Depletion mode pull-up:-

It can produce high power dissipation and there may be a current flow in b/w supply rails when  $V_{in}$  is logic '1'.




3. Enhancement mode pull-up:-

It produces high power dissipation b/w supply rails and conduction starts when  $V_{DD} = V_{gg}$




4. Complementary pass pull-up:-

In this configuration full-amount of logic level can't be obtained and only one transistor will get turn on either for logic '0' or '1'.



Pass transistor:-

Eg:-



\* unlike Bipolar transistors

pullup to pulldown ratio of nmos-inverter driven by another nmos inverter:-

The arrangement of pullup to pulldown ratio for one nmos inverter driven by another nmos is shown as below.



WKT

$I_{ds}$  for saturation mode

$$I_{ds} = \frac{k_w}{L} \left[ \frac{(V_{gs} - V_t)}{2} \right]^2$$

for depletion mode,  $v_{gs} = 0$

$$I_{ds} = k \frac{w_{pu}}{L_{pu}} \left[ \frac{(-V_{td})}{2} \right]^2 \rightarrow (1)$$

$I_{ds}$  for enhancement mode,  $V_{gs} = V_{inv}$

$$I_{ds} = \frac{k w_{pd}}{L_{pd}} \left[ \frac{(V_{inv} - V_t)}{2} \right]^2 \rightarrow (2)$$

equating ① and ②, ① = ② we get

$$\frac{k w_{pu}}{L_{pu}} \frac{(-V_{td})^2}{4} = \frac{k w_{pd}}{L_{pd}} \frac{(V_{inv} - V_t)^2}{4}$$

$$\frac{1}{z_{pu}} (-V_{td})^2 = \frac{1}{z_{pd}} (V_{inv} - V_t)^2$$

$$(-V_{td})^2 = \frac{z_{pu}}{z_{pd}} (V_{inv} - V_t)^2$$

$$\frac{z_{pu}}{z_{pd}} = \frac{(-V_{td})^2}{(V_{inv} - V_t)^2}$$

$$\frac{Z_{pu}}{Z_{pd}} = \frac{(0.6V_{DD})^2}{(0.5V_{DD} - 0.2V_{DD})^2}$$

$$= \left( \frac{0.6V_{DD}}{0.3V_{DD}} \right)^2$$

$$\frac{Z_{pu}}{Z_{pd}} = \frac{4}{1}$$

$$\frac{Z_{pu}}{Z_{pd}} = 4:1$$

$$V_{td} = 0.6V_{DD}$$


$$V_t = 0.2V_{DD}$$

$$V_{inv} = 0.5V_{DD}$$


∴ The pullup to pulldown ratio of nmos inverter driven by another nmos is 4:1

pullup to pulldown ratio of nmos driven by another nmos with one or more pass transistors:-


The arrangement of pullup to pulldown ratio for nmos driven by another nmos with one or more pass transistors is depicted as below.



\* when the output of inverter 1 is passed through series of pass transistors then full logic levels are not obtain due to threshold voltage of pass transistors i.e.,  $V_{inv2} = V_{DD} - V_{tp}$



(a)  $inv_1$  with i/p as  $V_{DD}$



(b)  $inv_2$  with i/p as  $V_{DD} - V_{tp}$

for inverters

$I_{ds}$  for saturation mode:

$$I_{ds} = \frac{k_w}{L} \frac{(v_{gs} - V_t)^2}{2}$$

for depletion mode,  $v_{gs} = 0$

$$I_{ds1} = \frac{k_w p_{u1}}{L p_{u1}} \frac{(-V_{td})^2}{2}$$

$$I_1 = \frac{K}{Z p_{u1}} \frac{(-V_{td})^2}{2}$$

for non-saturation,  $I_{ds}$  can be similar

$$I_{ds} = \frac{k_w}{L} \left[ (v_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

for enhancement mode,  $v_{gs} = V_{DD}$

$$I_{ds1} = \frac{k_w p_{d1}}{L p_{d1}} \left[ (V_{DD} - V_t) V_{ds1} - \frac{V_{ds1}^2}{2} \right]$$

$$\frac{I_{ds1}}{V_{ds1}} = \frac{k_w p_{d1}}{L p_{d1}} \left[ (V_{DD} - V_t) - \frac{V_{ds1}}{2} \right]$$

neglecting

$$\frac{I_{ds1}}{V_{ds1}} = \frac{k}{Z_{pd1}} (V_{DD} - V_t)$$

$$\frac{1}{R_1} = \frac{k}{Z_{pd1}} (V_{DD} - V_t)$$

$$R_1 = \frac{Z_{pd1}}{k(V_{DD} - V_t)}$$

$$V_{o1} = I_1 R_1$$

$$V_{o1} = \frac{k}{Z_{pu1}} \frac{(-V_{td})^2}{2} \times \frac{Z_{pd1}}{k(V_{DD} - V_t)}$$

$$V_{o1} = \frac{Z_{pd1}}{Z_{pu1}} \frac{(-V_{td})^2}{2(V_{DD} - V_t)}$$

For inverter 2

For saturation mode,  $I_{ds}$  can be seen by

$$I_{ds} = \frac{k_{n0}}{L} \frac{(V_{gs} - V_t)^2}{2}$$

For depletion mode,  $V_{gs} = 0$

$$I_{ds2} = \frac{k_{np02}}{L_{pu2}} \frac{(-V_{td})^2}{2}$$

$$I_2 = \frac{k}{Z_{pu2}} \frac{(-V_{td})^2}{2}$$

$I_{ds}$  in non-saturation can be given by

$$I_{ds} = \frac{k_{n0}}{L} \left[ (V_{gs} - V_t) V_{ds} - \frac{V_{ds}^2}{2} \right]$$

for enhancement mode,  $v_{gs} = v_{DD} - v_{tp}$

$$I_{ds2} = \frac{k_{n2} \mu_{n2}}{L_{p2}} \left[ (v_{gs} - v_t) v_{ds2} - \frac{v_{ds2}^2}{2} \right]$$

$$\frac{I_{ds2}}{v_{ds2}} = \frac{k}{2 \mu_{n2}} \left[ (v_{gs} - v_t) - \frac{v_{ds2}}{2} \right]$$

neglecting

$$\frac{1}{R_2} = \frac{k}{2 \mu_{n2}} [v_{gs} - v_t]$$

$$\therefore \boxed{v_{gs} = v_{DD} - v_{tp}}$$

$$\frac{1}{R_2} = \frac{k}{2 \mu_{n2}} (v_{DD} - v_{tp} - v_t)$$

$$\boxed{R_2 = \frac{2 \mu_{n2}}{k (v_{DD} - v_{tp} - v_t)}}$$

$$v_{o2} = I_2 R_2$$

$$= \frac{k'}{2 \mu_{p2}} \frac{(-v_{td})^2}{2} \cdot \frac{2 \mu_{n2}}{k (v_{DD} - v_{tp} - v_t)}$$

$$\boxed{v_{o2} = \frac{2 \mu_{n2}}{2 \mu_{p2}} \frac{(-v_{td})^2}{2 (v_{DD} - v_{tp} - v_t)}}$$

$$v_{o1} = \frac{2 \mu_{p1}}{2 \mu_{p1}} \frac{(-v_{td})^2}{2 (v_{DD} - v_t)}$$

$$\boxed{v_{o1} = v_{o2}}$$

$$\frac{2 \mu_{p1}}{2 \mu_{p1}} \frac{(-v_{td})^2}{2 (v_{DD} - v_t)} = \frac{2 \mu_{n2}}{2 \mu_{p2}} \frac{(-v_{td})^2}{2 (v_{DD} - v_{tp} - v_t)}$$



$$\frac{Z_{pd1}}{Z_{pu1}(V_{DD} - V_t)} = \frac{Z_{pd2}}{Z_{pu2}(V_{DD} - V_{tp} - V_t)}$$

$$\frac{Z_{pd2}}{Z_{pu2}} = \frac{Z_{pd1}(V_{DD} - V_{tp} - V_t)}{Z_{pu1}(V_{DD} - V_t)}$$

$$\frac{Z_{pu2}}{Z_{pd2}} = \frac{Z_{pu1}(V_{DD} - V_t)}{Z_{pd1}(V_{DD} - V_{tp} - V_t)}$$

$$\frac{Z_{pu2}}{Z_{pd2}} = \frac{4}{1} \times \frac{V_{DD} - 0.2V_{DD}}{(V_{DD} - 0.3V_{DD} - 0.2V_{DD})}$$

$V_t = 0.2V_{DD}$   
 $V_{tp} \approx 0.3V_{DD}$

$$= \frac{4}{1} \times \frac{0.8V_{DD}}{0.5V_{DD}}$$


$$\approx \frac{4}{1} \times \frac{8}{5}$$

$$\frac{Z_{pu2}}{Z_{pd2}} \approx \frac{8}{1}$$

∴ The pullup to pulldown ratio of nmos driven by another nmos with one or more pass transistors is 8:1.

### Bicmos Inverter:-

To get logical switching of mos transistor, bipolar transistors are attach at their ends.



Truth Table

$V_{in}$	$T_1$	$T_2$	$T_3$	$T_4$	$V_o$
0	OFF	ON	OFF	ON	1
1	ON	OFF	ON	OFF	0

BiCMOS Inverter

operation:-

Case (1):- when  $V_{in} = \text{logic '0'}$ .


when  $V_{in}$  is logic '0' but transistor  $T_2$  or  $T_2$  will get turn ON and transistor  $T_3$  and  $T_1$  will get turn OFF. then the capacitor  $C_L$  gets charge hence output is logic 1.

Case (2):- when  $V_{in}$  is logic '1'.

when  $V_{in}$  is logic '1' then  $T_3$  and  $T_1$  will get ON and  $T_2$  and  $T_4$  will get OFF. Here that capacitor  $C_L$  gets discharge hence output is logic '0'.

\* for logic '1'  $T_1$  and  $T_3$  will get ON and their by it forms a short circuit path between  $V_{DD}$  and  $V_{SS}$  which in turn cause static power dissipation and this will slowdown transistor action.

\* The above drawback can be eliminated by the modified arrangement shown below.



Truth Table:- Alternative BiCMOS with no static power dissipation

$V_{in}$	$T_1$	$T_2$	$T_3$	$T_4$	$V_o$
0	OFF	ON	OFF	ON	1
1	ON	OFF	ON	OFF	0

\* In this circuit for logic '1' there is no short ckt path between  $V_{DD}$  and  $V_{SS}$ , means there is no static power dissipation.

\* Hence output swing is reduce.

Since output voltage can't fall below the base emitter of  $T_2$  that is  $V_{BE}$  of  $T_2$  and this can be overcome by another improved circuit shown below.




fig: Improved BJT inverter with Better logic levels

\* In this arrangement the resistors provide the improved swing of output voltages when BJT's are off and also provide discharge path for Base Currents during turn off.

\* However the provision of onchip Resistors of suitable value is not always convenient and maybe space consuming so the above circuit may be further modified as shown below.




fig: Improved CMOS Inverter using mos transistors for base current drive


The Transistors  $T_5, T_6$  will get -turn ON when  $T_1$  and  $T_2$  respectively being turn off.

### Latch up in CMOS-

\* Latch up is a inherent problem in CMOS, that provides a low impedance path between  $V_{DD}$  and  $V_{SS}$ .

\* Latch up may arise due to noise, switch ON and OFF or by Incident radiation.

\* The latch up mechanism can be better understood with the following arrangement.




### Latch up effecting n-well substrate

\* In the above figure, if sufficient substrate current flows for  $Q_p$ , then  $Q_p$  will turn ON & it draws some current through  $R_s$ .

\* If it is enough to drive  $Q_n$  then it will also turn ON.

Hence a short circuit path b/w  $V_{DD}$  and  $V_{SS}$  is obtained and it is called as latch up problem.




Latchup circuit model

- \* The swinging characteristics of the arrangement are shown as below.
- \* Once it is latch, this condition will be maintain untill latch up current drops below  $I_L$

Remidies for latch up:-

- \* Introduction of guard rings can eliminate latch up problem.
- \* Increase in the substrate doping levels, with a constitute drop in the value of  $R_s$ .
- \* Reduce  $R_w$  by control of fabrication parameters, and by ensuring low contact resistance to  $V_{SS}$ .



latch up  $V-I$  characteristics of SCR.

\* Oxidation:- processing steps for fabrication of ICs.  
Silicon is one of mostly used oxidised material and which may also acts as good masking element.

\* To perform oxidation process let us consider a furnace with silicon and rise the temperature.

\* Oxidation is two types 1) Dry oxidation: Here the silicon is reacting with  $O_2$  to form  $SiO_2$ .



2) Wet oxidation: Silicon reacts with  $H_2O$  to form  $SiO_2$ .



\* Here  $O_2$ ,  $H_2O$  are called oxidants that are used to oxidise silicon.

\* Ion implantation:-

ion implantation process is used to diffuse the dopants into a specified material (or) substrate.

\* Here the dopant is to be diffused into a substrate material with a sufficient energy.

\* By the strength of the dopant it penetrates through the substrate and may cause some effect on lattice atom.

Nuclear stopping:- when the dopant is injected into the substrate, depending upon the strength the dopant

may change the position of lattice atom and may damage the lattice atom. If the strength is further more increase. Hence it is called Nuclear stopping.

electronic  
\* During ion implantation process, if the dopands change the position of the lattice atom and it is shows no damage of lattice atom. Hence it is called electronic stopping.

\* photolithography (or) Lithography :-  
photolithography is, used to diffuse dopands. into substrate in a selected position through masking element.

i.e., Lithography (or) photolithography is the process of transferring geometrical patterns from masking element to silicon.


\* In olden days, we don't have photolithography technology then a mask of suitable pattern is transfer into silicon using a litho (stone).

\* Metalization :-

Metalization is the process that is use to extract terminals from the device. these terminals are used to have contact to the outside world that is means to measure output (throughput).



## Metalization



### \* Encapsulation:-

Encapsulation is the process that is used after manufacturing of the device.

Encapsulation provides protection to the whole body (or) package.

## Unit-2

### Basic circuit concepts

#### Sheet Resistance:-

The sheet resistance is a measure of resistance of thin films that have a uniform thickness

\* It is used to characterize materials by semiconductor doping, metal deposition, resistive paste printing and glass coating.

\* Example of these processes are: doped semiconductor regions (eg: silicon on polysilicon) and resistors

\* Sheet resistance is applicable to 2-dimensional systems where thin film is considered to be a 2-dimensional entity.

\* It is same to resistivity as used in 3-dimensional systems

\* When the sheet resistance is used, the current must be flowing along the plane of the sheet, not perpendicular to it

\* Consider a uniform slab of conducting material of resistivity  $\rho$ , of width  $w$ , thickness  $t$ , and length between faces  $L$ . The arrangement is shown in fig




Fig: Sheet resistance model

\* Consider the resistance  $R_{AB}$  between two opposite face

$$R_{AB} = \frac{\rho L}{A} \text{ ohm}$$

$A = \text{cross-section area} = tw$

thus 
$$R_{AB} = \frac{\rho L}{tw} \text{ ohm}$$

\* consider the case in which  $L = w$ , that is, a square of resistive material then

$$R_{AB} = \frac{\rho}{t} = R_s$$

$R_s = \text{ohm per square or sheet resistance}$

$$R_s = \frac{\rho}{t} \text{ ohm per square}$$

\* Typical sheet resistances of  $R_s$  of MOS layers for  $5\mu\text{m}$ , & orbit  $2\mu\text{m}$ , &  $1.2\mu\text{m}$  technologies

	$R_s$ ohm per square		
	$5\mu\text{m}$	$2\mu\text{m}$	orbit $1.2\mu\text{m}$
metal	0.03	0.04	0.04
Diffusion	10 → 50	20 → 45	20 → 45
Silicide	2 → 4	—	—
polysilicon	15 → 100	15 → 30	15 → 30
n-transistor channel			
p-transistor channel			

# Sheet Resistance Concept Applied to MOS Transistors and Inverters


\* consider the transistor structures of fig 1. The simple n-type pass transistor length  $L=2\lambda$  and a channel width  $w=2\lambda$ . The channel is square & channel resistance with or without implant is

$$R = 1 \text{ square} \times R_s \frac{\text{ohm}}{\text{square}} = R_s = 10^4 \Omega$$


\* The length to width ratio, denoted by  $Z$ , is 1:1, in this case. The transistor structure of fig (b) has a channel length  $L=8\lambda$  and width  $w=2\lambda$

$$Z = \frac{L}{w} = 4$$

Channel Resistance  $R = Z R_s = 4 \times 10^4 \text{ ohm}$



fig(a)



fig(b)

fig: Resistance calculation for transistor channel

→ The channel is taken as  $2\lambda \times 2\lambda$  squares in series

Calculation of ON Resistance of a simple inverter:-

\* consider the simple nmos inverter in fig




Fig: (a) NMO5 inverter (b) CMOS Inverter resistance calculation

\* From fig(a)

\* For the pull-up transistor (depletion mode MOSFET) the  $L:W$  value is  $4:1$ , hence the value of  $Z$  is  $4$ ,  $R_{on} = 4$  and value of on resistance is  $4R_s$  i.e.  $4 \times 10^4 = 40k\Omega$

\* Similarly for pull down transistor (enhancement mode MOSFET) the  $L:W$  value is  $1:1$  hence the value of  $Z$  is  $1$ ,  $R_{on} = 1$  and value of resistance is  $1R_s$  i.e.  $1 \times 10^4 = 10k\Omega$

\* Consider the simple CMOS inverter in fig(b)

\* For pull-up transistor (p-enhancement mode MOSFET) the  $L:W$  value is  $1:1$ , hence the value of  $Z$  is  $4$ ,  $R_{on} = 4$  value of resistance is  $4R_s$  i.e.  $1 \times 25 \times 10^4 = 25k\Omega$

\* Similarly, for the pull down transistor (n-enhancement mode MOSFET) the  $L:W$  value is  $1:1$  hence  $Z$  is  $1$ ,  $R_{on} = 1$  & value of resistance is  $1R_s$  i.e.  $1 \times 10^4 = 10k\Omega$

\* In this case there is no static resistance b/w  $V_{DD}$  and  $V_{SS}$

Since at any point of time only one transistor is ON, but not both

\* When  $V_{in} = 1$  the ON Resistance is  $10k\Omega$ , when  $V_{in} = 0$  the ON Resistance is  $25k\Omega$

## Area Capacitance of Layers :-

From the concept of the transistors, it is apparent that as gate is separated from the channel by gate oxide an insulating layer, it has capacitance. Similarly, different interconnects run on the chip and each layer is separated by silicon dioxide.

Area capacitance can be calculated as  $C = \frac{\epsilon_0 \epsilon_{ins} A}{D}$  Farad

$D$  = thickness of silicon dioxide

$A$  = Area of plates

$\epsilon_{ins}$  = Relative permittivity of  $SiO_2$

$\epsilon_0 = 8.85 \times 10^{-14}$  F/cm (permittivity of free space)

\* The layer area capacitance are given below

Capacitance	value in $Pf \times 10^{-4} / \mu m^2$ (Relative values in brackets)		
	5 $\mu m$	2 $\mu m$	1.2 $\mu m$
Gate to channel	4 (1.0)	8 (1.0)	16 (1.0)
Diffusion	1 (0.25)	1.75 (0.22)	3.75 (0.23)
polysilicon to substrate	0.4 (0.1)	0.6 (0.075)	0.6 (0.088)
Metal 1 to substrate	0.3 (0.075)	0.33 (0.04)	0.33 (0.02)
Metal 2 to substrate	0.2 (0.05)	0.17 (0.02)	0.17 (0.01)
Metal 2 to metal 1	0.4 (0.1)	0.5 (0.06)	0.5 (0.03)
metal 2 to polysilicon	0.3 (0.075)	0.3 (0.038)	0.3 (0.018)

Table : Typical Area capacitance value for nos circuits

## Standard unit of capacitance:-

A standard unit is employed that can be used in calculations. The unit is denoted as  $C_g$  and is defined as the gate to channel capacitance of a MOS transistor having  $W=L$  = feature size that is a 'standard' or 'feature size' square

\*  $C_g$  may be evaluated for any MOS process

\* For example, for 5 $\mu$ m MOS circuits

$$\text{Area / standard square} = 5\mu\text{m} \times 5\mu\text{m} = 25\mu\text{m}^2$$

$$\text{Capacitance value} = 4 \times 10^{-4} \text{ pF}/\mu\text{m}^2$$

$$\text{Standard value } C_g = 25\mu\text{m}^2 \times 4 \times 10^{-4} \text{ pF}/\mu\text{m}^2 = 0.01 \text{ pF}$$

\* For 2 $\mu$ m MOS circuits

$$\text{Area / standard square} = 2\mu\text{m} \times 2\mu\text{m} = 4\mu\text{m}^2$$

$$\text{Gate capacitance value} = 8 \times 10^{-4} \text{ pF}/\mu\text{m}^2$$

$$\text{Standard value } C_g = 4\mu\text{m}^2 \times 8 \times 10^{-4} \text{ pF}/\mu\text{m}^2 = 0.0032 \text{ pF}$$

\* For 1.2 $\mu$ m MOS circuits

$$\text{Area / standard square} = 1.2\mu\text{m} \times 1.2\mu\text{m} = 1.44\mu\text{m}^2$$

$$\text{Gate capacitance value} = 16 \times 10^{-4} \text{ pF}/\mu\text{m}^2$$

$$\text{Standard value } C_g = 1.44\mu\text{m}^2 \times 16 \times 10^{-4} \text{ pF}/\mu\text{m}^2 = 0.0023 \text{ pF}$$

## Some Area capacitance calculations:-

\* The approach will be demonstrated using  $\lambda$ -based geometry

\* The capacitance values obtained by establishing the ratio between the area of interest and the area of standard gate ( $2\lambda \times 2\lambda$  for  $\lambda$ -based rules) and multiplying this ratio by the appropriate 'C' value. The product will give  $C_g$

\* Consider the area defined in fig, the Relative area to that of standard gate is

$$\text{Relative area} = \frac{20\lambda \times 3\lambda}{2\lambda \times 2\lambda} = 15$$




Fig: simple area for capacitance calculations

Now,

1. Consider the area in metal

$$\begin{aligned} \text{Capacitance to substrate} &= \text{Relative area} \times \text{Relative C value} \\ &= 15 \times 0.075 C_g \\ &= 1.125 C_g \end{aligned}$$


2. Consider the same area in polysilicon

$$\begin{aligned} \text{Capacitance to substrate} &= 15 \times 0.1 C_g \\ &= 1.5 C_g \end{aligned}$$

3. Consider the same area in n-type diffusion

$$\begin{aligned} \text{Capacitance to substrate} &= 15 \times 0.25 C_g \\ &= 3.75 C_g \end{aligned}$$

\* calculations of area capacitance values with structures occupying more than one layer as shown below figure are equally straight-forward.






## Some area capacitance calculations

→ In this the relative values of capacitance can be used for the representation of capacitance and all values carried out in ' $\lambda$ ' based units

→ 'Relative area' can be represented as the ratio of 'Area of interest' to the standard area

$$\text{Relative area} = \frac{\text{Area of interest}}{\text{standard area}}$$



$$\begin{aligned}\text{Relative area} &= \frac{20\lambda \times 3\lambda}{2\lambda \times 2\lambda} \\ &= \frac{60\lambda^2}{4\lambda^2} \\ &= 15\end{aligned}$$

## For 5μm technology

(1) The capacitance to substrate can be given as

\* Relative area  $\times$  Capacitance

$$= 15 \times 0.075 \square C_g = 1.125 \square C_g$$

∴ The capacitance to substrate is 1.125  $\square C_g$  of square  $\square C_g$

(2) The diffusion capacitance can be calculated as

= Relative area  $\times$  Capacitance

$$= 15 \times 0.25 \square C_g = 3.75 \square C_g$$

∴ The diffusion capacitance is 3.75 times of  $\square C_g$

### For polysilicon

The capacitance for polysilicon can be calculated

$$C_p = \text{Relative area} \times C_g$$

$$= 1.5 \times 0.1 \square C_g$$

$$= 1.5 \square C_g$$

The polysilicon capacitance is 1.5 times of  $\square C_g$

### Delay unit : - ( $\tau$ )

The delay unit ( $\tau$ ) can be given as the product of sheet resistance ( $R_s$ ) & standard unit of gate capacitance ( $C_g$ )

$$\tau = R_s \square C_g$$

### For 5 $\mu$ m technology : -

$$\text{Wkt } \tau = R_s \square C_g$$

$$R_s = 1 \times 10^4 \Omega$$

$$C_g = 0.01 \text{ PF}$$

$$= 10^4 \times 0.01 \text{ PF}$$

$$= 100 \times 10^{-12}$$

$$= 1 \times 10^{-10} = 0.1 \times 10^{-9} = 0.1 \text{ nsec}$$

### For 2 $\mu$ m technology

$$\text{Wkt } R_s = 2 \times 10^4, C_g = 32 \times 10^{-4} \text{ PF}$$

$$\tau = 2 \times 10^4 \times 32 \times 10^{-4} \text{ PF} = 64 \text{ PF}$$

$$= 0.064 \text{ nsec}$$

### For 1.2 $\mu$ m technology : -

$$\tau = R_s \square C_g$$

$$= 2 \times 10^4 \times 23.04 \times 10^{-4} \text{ PF}$$

$$= 46.08 \times 10^{-12}$$

$$\tau = 0.046 \text{ nsec}$$




Fig: Simple model to calculate delay time

→ We know that the electron transit time  $\tau_{ds}$  is

$$\tau_{ds} = \frac{L^2}{\mu V_{ds}}$$

\* When i/p signal is transmitted through the pass transistor the o/p voltage will get reduce for 63% of  $V_{DD}$  that is  $0.63 \times V_{DD}$

$$= 0.63 \times 5 = 3V$$

For 5μm technology

$$\tau_{ds} = \frac{L^2}{\mu V_{ds}}$$

$$= \frac{5\mu m \times 5\mu m}{600 \text{ cm}^2/\text{vsec} \times 3V} = \frac{25 \times (10^{-6})^2 \text{ m}^2}{650 (0.01) \frac{\text{m}^2}{\text{vsec}} \times 3V}$$

$$= \frac{25 \times 10^{-12}}{650 \times 0.01 \times 3} \text{ sec} = \frac{25 \times 10^{-12}}{19.5}$$

$$= 0.128 \times 10^{-9}$$

$$= 0.13 \text{ nsec}$$

Note: The delay time  $\tau$  is approx equal to electron transit

$\tau_{ds}$

Inverter Delay :-

nMOS inverter Delay

Here let us consider an nMOS inverter with ratio of 4:1

→ The pull up to pull down ratio of nmos driven by another nmos is 4:1


$$\frac{Z_{pu}}{Z_{pd}} = \frac{4}{1} \quad \frac{R_{pu}}{R_{pd}} = \frac{4}{1}$$

$$Z_{pu} = 4 Z_{pd} \quad R_{pu} = 4 R_{pd}$$

$$R_{pu} = 4 R_s$$

$$R_{pu} = 4 \times 10^4$$

$$R_{pu} = 40k\Omega$$



\* The delay is not affected by the cascade connectivity of inverters but it is due to the turning on/off action of the inverters

\* The total delay  $\tau_d$  is the combination of both inverters

i.e.  $\tau_d = 1\tau + 4\tau = \tau(1+4) = 5\tau$

$$\tau_d = \tau \left(1 + \frac{4}{1}\right)$$


$$= \tau \left(1 + \frac{Z_{pu}}{Z_{pd}}\right)$$

The total delay is combination of nmos inverters  $\tau_d = 5\tau$

CMOS inverter delay

Here let us consider an arrangement shown below

For the calculation of CMOS inverter delay



f.c.s. Minimum size CMOS inverter delay

## UNIT - II MOS and BiCMOS circuit designing processes

### Introduction:-

To design any circuit first of all we need to take the design considerations that is the specifications of the component of the system.

All those individual components are to be interconnected and metalizations are used to have a package circuit.

### MOS layers:-

The basic mos layers that are used to design a circuit includes  $n^+$  diffusions,  $p^+$  diffusions, poly-silicon and etc.



















### Stick diagrams:-

Stick diagrams are outlined representations of layouts.

The stick diagrams convey the designing of the circuit through colour codes.




\* For the designing of stick diagrams and layouts the MOS layers using colour codes are drawn as below.

## For nmos

<u>S.No</u>	<u>layer</u>	<u>color</u>	<u>stick diagram representation</u>	<u>layout representation</u>
1.	n <sup>+</sup> diffusion	Green		
2.	p <sup>+</sup> diffusion	Yellow		
3.	Polysilicon	Red		
4.	Metal	Blue		
5.	Ion implantation	Yellow		
6.	Buried contact	Brown		
7.	Contact cut	Black		
8.	Supply lines	Black		
9.	Demarcation line	Brown		

## For pmos:-

For pmos designing the only change is ion implantation.

<u>S.No</u>	<u>layer</u>	<u>color</u>	<u>stick diagram representation</u>	<u>layout representation</u>
1.	Ion Implantation	green		 

# Mos transistor representations:-

NMOS Enhancement


PMOS Enhancement

stick diagram

layout


stick diagram

layout




NMOS depletion mode  
stick diagram · layout

PMOS depletion mode  
stick diagram layout




## 1. Design a stick diagram for CMOS inverter:-


Step 1:- To design a CMOS inverter, first we have to draw the supply lines  $V_{DD}$  and  $V_{SS}$




Step 2:- After  $V_{DD}$  and  $V_{SS}$  place the required transistors at a given place.



Step 3:- extend the transistors towards  $V_{DD}$  and  $V_{SS}$  and make contact cuts  $V_{DD}$





Step 4:- finally take i/p and o/p terminals




Q. Draw the stick diagram for nmos inverter:-

Step 1: To draw stick diagram for nmos inverter first we have to draw supply lines  $V_{DD}$  &  $V_{SS}$ .







Step 2:- After drawing supply lines place the required transistors.



Step 3:- extend the transistor lines toward VDD and VSS and place contacts and Buried Contact.




Step 4:- finally take i/p and o/p's terminals.



3. Draw stick diagram for three input NAND gate using CMOS technology.

	Nmos	pmos
NAND	Series	parallel
NOR	parallel	Series


Circuit diagram




Truth Table

A	B	C	Q1	Q2	Q3	Q4	Q5	Q6	y
0	0	0							1
0	0	1							1
0	1	0							1
0	1	1							1
1	0	0							1
1	0	1							1
1	1	0							1
1	1	1							0


stick diagram:-




4. Draw the 2 i/p NAND gate using CMOS technology



stick diagram:-




5) Draw 3 i/p NOR gate using CMOS technology




6) Draw the stick diagram for 2 i/p NAND gate using nmos technology.

stick diagram for 2 i/p NAND gate





Ckt diagram



7) Draw the 3 i/p NOR gate using nmos technology stick dig for 3 i/p NOR gate:-

Ckt diagram



8) Design and draw stick dig for EX-OR gate

Truth Table


A	B	y
0	0	0
0	1	1
1	0	1
1	1	0

$y = \overline{A}B + A\overline{B}$  — Boolean expression


$= \overline{\overline{\overline{A}B} + \overline{A\overline{B}}}$

$= \overline{(A + \overline{B})(\overline{A} + B)}$

Ckt dig. for Ex-OR gate:-




stick diagram for Ex-or. gate:-



9) Design ckt for Ex-NOR gate

$$y = \overline{\overline{A\overline{B}} + \overline{A\overline{B}}} = \overline{\overline{A\overline{B}} + \overline{A\overline{B}}} = (A+B)(\overline{A}+\overline{B})$$


Ckt dig for Ex-NOR gate:-



Truth table

A	B	y
0	0	1
0	1	0
1	0	0
1	1	1

Stick dig for Ex-NOR gate:-






## Design rules and layouts:-

- \* As the complexity of VLSI technology is more and more to have better understanding we are using a set of rules called design rules.
- \* The design rules are the effective interface b/w Design Engineering and fabrication Engineering.
- \* CKT designers in general want tighter, smaller layouts for improved performance and reduced silicon area.
- \* The process engineer wants Design rules that result's in a controllable and reproducible process.
- \* So, we need to have compromise b/w CKT design-er and process engineer requirements.
- \* Basically we are having two types of design rules
  1. Scalable Design rules ( $\lambda$  base)
  2. Absolute Design rules (micron base)

### Scalable Design rules:-


1. The minwidth of metal 1 is  $3\lambda$  and spacing b/w metal 1 and metal 1 is  $3\lambda$ .
2. The minwidth of metal 2 is  $4\lambda$  and spacing b/w metal 2 & metal 2 is  $4\lambda$ .
3. The minwidth of  $n^+$  diffusion (or)  $p^+$  diffusion is  $2\lambda$  and spacing b/w  $n^+$  diffusion to  $n^+$  diff &  $p^+$  diffusion to  $p^+$  diffusion is  $3\lambda$ .

4. The minwidth of polysilicon is  $2\lambda$  and spacing b/w polysilicon to polysilicon is  $1\lambda$ .











$P^+/n^+ \rightarrow P_1 \rightarrow 1 \mu m$   
 $P^+/n^+ \rightarrow P_2 \rightarrow 1.5 \mu m$   
 $P_1 \rightarrow P_2 \rightarrow 2 \mu m$




$P_1, m_1$   
 $P_1 \rightarrow 2 \mu m \text{ \& } 2.5 \mu m$   
 $m_1 \rightarrow 2 \mu m \text{ \& } 2.5 \mu m$   
 $P_2 \rightarrow 2 \mu m \text{ \& } 3 \mu m$   
 $m_2 \rightarrow 3 \mu m, 3 \mu m$   
 $P^+/n^+ \rightarrow 3 \mu m \text{ \& } 2.5 \mu m$

$n^+$  Diff






$P^+$  Diffusion





1.2um (Double metal and single poly):-

Minwidth

Minspacing



i) Draw the layout for CMOS inverter.






CMOS inverter ckt

Handwritten notes and diagrams at the top of the page, including a rectangular box and some illegible text.

2) Draw the layout for nmos inverter.



Nmos inverter ckt







\* Draw the layout for 2 i/p NAND gate using Cmos logic.

A. Circuit Diagram




Via



The spacing b/w via 1 & via 2 length is  $2\lambda$

Transistor representation:-


nmos enhancement




nmos Depletion




pmos enhancement




pmos depletion



\* Draw the layout for 2 i/p NAND gate using CMOS logic.




Ckt diagram




Stick diagram

layout




boolean expansion  
 $y = \overline{AB}$



\* Draw the layout for boolean equation  $y = (A+B+C)$  using CMOS logic.

A. Circuit Diagram










→ 2 i/p NOR gate using nmos logic →  $y = \overline{(A+B)}$

→ 3 i/p NAND gate using nmos logic →  $y = \overline{ABC}$

1. 2 i/p NOR gate using nmos logic.



Stick diagram




Layout




\* 3i/p NAND gate using nmos logic.  $y = \overline{ABC}$


Circuit diagram



Stick diagram



Layout



## General observations for design rules:-

A VLSI designer is dealing with silicon circuits whose dimensions and features are extremely microscopic in nature.

\* If the line widths are too small, the lines so defined may tend to be discontinuous at places (or) may accordingly merge at places.

\* The main purpose of design rules are

1. provides communication links between circuit designer and process engineer responsible for fabrication.

2. The goal of any set of design rules should be to optimise yield while keeping the geometry as small as possible without compromising the reliability of the finished circuit.

3. Try to exclude poly from the areas of p<sup>+</sup>mask/n<sup>+</sup>mask that may affect the resistance of poly at certain paths.

4. Metal is deposited at the top of all oxide layers, since it is light reflective, these factors combine to give poor edge definition.

5. Metal 2 is having even more uneven terrain on which to be deposited and patterned. Hence metal 2 is wider than metal 1.

6. metal to metal separation is also large and is brought about mainly by difficulties in defining metal edges.

In fitting step, a fitter maps the synthesized components onto available device resources.

Place & route process lays components and finds ways to connect them. The designer can usually specify additional constraints at this stage, like placement of modules within a chip or the pin assignments of external I/p & o/p pins.

The final step is post-fitting timing verification of the fitted circuit. At this stage actual ckt delays due to wire lengths, electrical loading and other factors can be calculated.

## MOS LAYERS

MOS circuits are formed on 4 basic layers:

- (i) n-diffusion
- (ii) p-diffusion
- (iii) Poly Si
- (iv) Metal.

→ The thinox mask region includes n-diff, p-diff & transit channels.

→ Poly Si & thinox regions interact so that a transistor is formed where they cross one another.

→ Contacts formed by joining layers.


→ some processes includes 2<sup>nd</sup> metal layer,  
also 2<sup>nd</sup> polysi layer.

→ Bipolar transistors can be included in design by  
addition of extra layers to CMOS process.

### STICK DIAGRAMS :

A stick diagram is a cartoon of a chip layout.  
It represents rectangles with lines which represent  
wires and component symbols.

#### Representation



colors :- (nmos design style).

- Red: Poly
- Green: n-diff
- Blue: Metal
- Black: Contact
- Yellow: implant

(CMOS design style)


- Red: Poly
- Green: n-diff
- Yellow: p-diff
- Blue: Metal
- Black: Contact

- A Tr is formed wherever poly crosses diffusion.
- Area and aspect ratio are difficult to estimate from stick diagrams.
- Faster to design.
- Important tool for layouts built from large cells & testing connections b/w cells.
- A stick diagram is interface b/w symbolic ckt & the actual layout.
- Often used to solve routing problems.




→ Rules:- (1) when two or more sticks of same type cross or touch each other represent electrical contact.



(2) when two or more sticks of different type cross or touch each other there is no electrical contact.



(3) when poly crosses diff<sup>n</sup>, it represents MOSFET.




## nMOS Design style:-

A transistor is formed wherever poly crosses n-diff (red over green) and all diffusion wires (interconnections) are n-type (green).


Draw  $V_{DD}$  & gnd rails in parallel using metal (blue) allowing enough space b/w them for other circuit elems.

ex: ① nMOS inverter

$$y = \bar{A}$$



=





implant in yellow.

## CMOS Design style:-



- Logical extension of nMOS approach.
- The two types of trs used 'n' & 'p' are separated in the stick layout by the demarcation line above which all p-type devices are placed. The n-devices (green) are placed below the demarcation line and are thus located in the p-well.





Diffusion paths must not cross the demarcation line and n-diff & p-diff wires must not join. The 'n' & 'p' features are normally joined by metal where a connection is required.



ex: CMOS inverter.





More Examples

1)  $Y = \overline{A \cdot B}$  (Nand Gate)

nMOS Logic





CMOS logic





2)  $Y = \overline{A+B}$  (NOR).

mMOS logic





3) CMOS logic




3)  $Y = AB + CD$



CMOS logic



Similarly CMOS logic.





Q1)  $Y = A \cdot B = \overline{\overline{A \cdot B}}$





\* similarly nMOS logic

5)  $Y = A + B = \overline{\overline{A + B}}$



\* DO nMOS logic.

6)  $Y = A'B + AB'$  (XNOR)




\* for CMOS logic: Replace Pull up with CMOS depletion mode transistor with gate connected to source.

7) Similarly  $Y = \overline{A'B + AB'}$  (XOR gate).



$Y = \overline{A'B + AB'}$

connect inverter to o/p of xor gate

8)  $Y = \overline{(A+B)C}$



9)  $Y = AB + C$



## DESIGN RULES AND LAYOUTS

- Design rules allow the translation of circuit design concepts, usually in stick diagrams or symbolic form into actual geometry in silicon.
- Design rules govern the layout of individual components and interactions - spacings & electrical connections b/w the components.
- Design rules are specific to a particular semiconductor manufacturing process. It determines low-level props of chip designs (how small individual logic gates are made, how small can the wires be).
- As small a component size as possible is desired to increase the no. of functions in the chip. But fabrication errors arise such as shorting together of wires, or absence of connection b/w wires, faulty transistors etc.

Design rules are used to manage the occurrence of common fabrication problems and to bring yield of correct chips to acceptable level.

One of fabrication problem is that a wire or any feature being made too wide or too narrow. A too narrow wire may never conduct or may burn off when conducting. A wide wire may short itself with other wires. If poly crosses or cuts diffusion, then it is formation of a new element.

### Remedy

- 1) Introduction of spacing rules
- 2) Introduction of min-width rules.

### Min width rule:

Gives min size for layout element. It also ensures that even with minutest variations, the elem will be of acceptable size.

### Spacing rule:-

Gives min distance b/w the edges of layout elems, so that even with minor variations it will not cause the element to overlap nearby layout elems.

### Composition rules:-

Ensures that components are well-formed.

### Construction rules (via)

→ Material on both layers to be connected must extend beyond SiO<sub>2</sub> cut and cut must be at least

## Scalable Design Rules

- Design rules can be scaled in terms of ' $\lambda$ ', which is the size of the smallest elem in the layout.
- When devices shrink, layouts need not be completely redesigned. All features can be measured in integral multiples of ' $\lambda$ '.
- By choosing a value for  $\lambda$ , all dimensions set at a scalable layout.
- Scalable layouts are advantageous as chips become faster as size shrinks.
- Digital ckt designs scale, b'coz the cap loads that must be driven by logic gates shrink faster than the currents supplied by the Trs.
- Assuming that the basic physical paramtrs of chip are shrunk by a factor of  $1/\alpha$ .

$\Delta, \hat{D}$  Length =  $L \rightarrow L/\alpha$ ; width =  $w \rightarrow w/\alpha$ .

Thickness =  $D \rightarrow D/\alpha$

Supply  $v_{T1} = V_{DD} - V_{SS} \rightarrow (V_{DD} - V_{SS})/\alpha$

Doping  $\alpha = N_d \rightarrow N_d/\alpha$



To transconductance:

$$\hat{g}_m = \alpha \cdot g_m$$

Threshold  $v_{tg}$ :

$$\hat{v}_t = \frac{v_t}{\alpha}$$

Sat<sup>n</sup> Drain Current:

$$I_{ds} = k \frac{w}{L} [(v_{gs} - v_t)^2]$$

$$k = \frac{\mu \epsilon_0 \epsilon_{ins}}{D}$$

$$\hat{k} = k \cdot \alpha$$

$$\Rightarrow \frac{\hat{I}_{ds}}{I_{ds}} = \frac{1}{\alpha}$$


$$\& \frac{\hat{c}_g}{c_g} = \frac{1}{\alpha}$$

$\rightarrow \frac{Cv}{I}$  is measure of speed of ckt over scaling.


$$\therefore \frac{\hat{Cv}/\hat{I}}{Cv/I} = \frac{1}{\alpha}$$

$\Rightarrow$  Scaling is done on  $\lambda$ , thus  $\frac{\hat{\lambda}}{\lambda} = \frac{1}{\alpha}$ .  
(thus speed up by factor  $\alpha$ )


# Design rules for wires (nmos & CMOS)




nmos (enhancement) :-



nmos (Depletion) :-



pmos (Enhancement) :-



## Summary:

- 1) Metal 1: min-width =  $3\lambda$   
min-sep<sup>n</sup> =  $3\lambda$
- 2) Metal 2: min-width = ~~3~~  $4\lambda$   
min-sep<sup>n</sup> =  $4\lambda$
- 3) Poly: min-width =  $2\lambda$   
min poly-poly sep<sup>n</sup> =  $2\lambda$
- 4) P & n diffusion: min width =  $2\lambda$   
min sep<sup>n</sup> b/w same diff =  $2\lambda$ .
- 5) Tubs:  $10\lambda$  wide.

Min separation b/w tub & src/drain =  $5\lambda$ .  
Tub Tie: p-tub tie:  $2\lambda \times 2\lambda$  cut,  $4\lambda \times 4\lambda$  metal,  $4\lambda \times 4\lambda$  p<sup>+</sup> diff  
n-tub tie.

### Construction rules:-


- 1) Transistors: width =  $2\lambda$   
length =  $2\lambda$
- 2) Poly extends  $2\lambda$  beyond active region.
- 3) Diffusion extends  $2\lambda$ .
- 4) Active region must be at least  $1\lambda$  from poly-metal via,  $2\lambda$  from another Tr,

## Vias:

→ cuts:  $2\lambda \times 2\lambda$

→ Material on both layers extend  $1\lambda$  in all dir<sup>n</sup> from cut.

∴ via size =  $4\lambda \times 4\lambda$ .



## Extensions & Separations (Trs.)

### Contact Cuts:

3 ways to make contacts b/w poly & diffusion in nMOS ckt:

- (i) poly to metal then metal to diffusion
- (ii) buried contact (poly to diff).
- (iii) butting contact (poly to diff using metal).


The  $2\lambda \times 2\lambda$  contact cut indicates an area in which the oxide is to be removed down to the underlying polysi or diff surface

When deposition of metal layer takes place the metal is deposited thru contact cut areas onto underlying area so that contact is made b/w the layers.

ex:-


1) Metal 1 to polysi or to diffusion.

Metal 1 to poly.





$2\lambda \times 2\lambda$  : cut centered on  $4\lambda \times 4\lambda$  superimposed areas of layers to be joined in all cases.

Metal 1 to n-diff




Metal 1 to P-diff



Min Sep, Multiple cut:

2) Via (Contact from metal 2 to metal 1)



NOTE: min sep<sup>n</sup> b/w ~~metal~~ diff<sup>n</sup> wire and poly wire =  $1\lambda$ .

→ Contact cuts are also known as via cuts.

→  $4\lambda \times 4\lambda$  size.

→ Contact cut types:

- (i) n/p diff<sup>n</sup> to polysi
- (ii) poly to metal 1
- (iii) n/p diff<sup>n</sup> to metal 1
- (iv) metal 1 to metal 2.

Contact b/w polysi and diffusion wires can be done in 3 ways:-

(a) Polysi to the metal and then metal to polysi.


\* oxide is removed from  $2\lambda \times 2\lambda$  contact cut down to underlying polysi wire. Then metal is deposited. It flows thru the oxide etched area to polysi area. Then polysi is deposited on the surface, which acts as conduction path.

(b) Buried Contact

Before starting the process, there is oxide layer on si surface, oxide is etched to expose the underlying ~~area~~ ~~is~~ deposited on the surface.

In the next step, diff<sup>n</sup> is carried out on the exposed surface. When diff<sup>n</sup> takes place imp<sup>s</sup> will diffuse into polysi as well as diffused area within the contact area.


This ensures a satisfactory connect<sup>n</sup> b/w polysi & diff<sup>n</sup>. Buried contacts are smaller than butting contacts.



### (c) Butting Contact:-

→ a complex process.

→  $2\lambda \times 2\lambda$  contact cut is made down to each layer to be joined. Layers are butted together so that two contact cuts become contiguous. The poly & diff<sup>n</sup> outlines overlap & thin oxide under poly acts as mask in the diff<sup>n</sup> process. Poly & diffused layers are butted together. The contact b/w two layers is then made by metal overlay.



## Double metal CMOS process rules

In this process a second metal layer is used so that  $V_{DD}$  &  $V_{SS}$  (gnd) rails in the system are distributed more flexibly on the chip. vias are used to establish connection b/w metal 2 to other layers thru metal 1.

The first level metal can be used for local distribution of power & for signal lines.


## CMOS Lambda-based design rules:-

The rules of n-well (PMOS Tr), p-wires & special substrate contacts are added to the existing NMOS rules.



## 2.0um CMOS DESIGN RULES

### \* 2.0um double metal, double poly


- |                 |        |                               |          |
|-----------------|--------|-------------------------------|----------|
| → n-well: brown | } CMOS | buried nt subcoll: pale green | } BiCMOS |
| Poly 1: red     |        | p-base: pink                  |          |
| Poly 2: Orange  |        |                               |          |
| n-diff: Green   |        |                               |          |
| P-diff: Yellow  |        |                               |          |







poly 2 overlapping poly 1.





1.5 μm min. Poly 1 overlapping poly 2. overlap.

fig: Design rules for wires (2 μm CMOS).

NOTE:-

For p-well CMOS, n-diff can only exist inside & p-diff wires outside p-well. For n-well CMOS, p-diff wires can only exist inside & n-diff wires outside n-well.


Design rules for transistors:-




(i) n-type enhancement

(ii) p-type Tr

fig: PolySi Transistors.



(i) n-type Tr




(ii) p-type Tr


fig:- PolySi 2 Transistors.

Design Rules


(a) Metal 1 to poly 1




(b) Metal 1 to poly 2




(c) Metal 1 to p diff.



(d) Metal 1 to n diff.




(e) Multiple contact cuts.



min spacing b/w contact cuts = 2µm

(f) Via metal 1/metal 2






## Limitations of Scaling

(12)

- (1) Substrate doping.  $d = \sqrt{\frac{2\epsilon_{si}\epsilon_0 V}{qN_B}}$  (where  $V = V_a + V_B$ )
- (2) Limits on miniaturization
- (3) Limits of interconnect & contact resistance.
- (4) Limits due to subthreshold currents.
- (5) Limits on logic levels & supply  $V_{TG}$  due to noise.
- (6) Limits due to current density.  
[ $J = 1$  to  $2 \text{ mA}/\mu\text{m}^2$ ]

# Examples :

## 1) NOT (INVERTER)





I/p: poly  
o/p: Metal  
V<sub>DD</sub>, V<sub>SS</sub>: Metal

### Color Codes:

Metal - Blue  
Poly - Red.  
n-diff - Green  
P-diff - Yellow  
Via - Black.

2)  $Y = \overline{A \cdot B}$






NOTE :- Via types :

- (i) n/p diff - poly
- (ii) poly - metal 1
- (iii) n/p diff - metal 1

(iv) metal 1 - metal 2

3) Stick and layout diagram for  
 $Y = (AB + C)'$





## Scaling Factors for device Parameters:

(1) Gate Area ( $A_g$ ):

$$A_g = W \cdot L$$

$W$  &  $L$  scaled by  $1/\alpha$ .

$$\therefore A_g \text{ scaled by } 1/\alpha^2$$

(2) Gate Cap Per Unit Area  $C_o$  or  $C_{ox}$ .

$$C_{ox} = \frac{\epsilon_{ox}}{D} = \frac{\epsilon_0 \epsilon_{ins}}{D}$$

$$\therefore \hat{D} = \frac{1}{\beta} D$$

$$\Rightarrow \hat{C}_{ox} = \beta C_{ox} \quad (\text{scaled by } \beta)$$

(3) Gate Cap  $C_g$

$$C_g = C_{ox} \cdot W \cdot L$$

$$\hat{C}_g = \beta C_{ox} \cdot \frac{W}{\alpha} \cdot \frac{L}{\alpha}$$

$$\hat{C}_g = \frac{\beta}{\alpha^2} \cdot C_{ox} \cdot W \cdot L$$

$$\hat{C}_g = \frac{\beta}{\alpha^2} C_g \quad (\text{scaled by } \frac{\beta}{\alpha^2}).$$



#### (4) Parasitic Capacitance $C_x$ :

$$C_x \propto \frac{A_x}{d}$$

where  $d$ : depletion width around S&D  
 $\hat{d} = d/\alpha$ .

$A_x$ : Area of depletion region around  
src or drain

$$\hat{A}_x = A_x/d^2.$$

$$\therefore \hat{C}_x = \frac{A_x}{\alpha^2} \cdot \frac{1}{d/\alpha} = \frac{A_x}{\alpha \cdot d}$$

$\therefore C_x$  scaled by  $1/\alpha$

#### (5) Carrier Density in channel $Q_{on}$ :

$$Q_{on} = C_{ox} \cdot V_{gs}$$

where  $Q_{on}$  = avg charge per unit area in  
ch. in 'on' state.

$C_{ox}$  = scaled by  $\beta$

$V_{gs}$  = " "  $1/\beta$

$$\therefore \hat{Q}_{on} = \beta \cdot C_{ox} \cdot \frac{1}{\beta} \cdot V_{gs} = Q_{on}$$

$\Rightarrow Q_{on}$  is scaled by 1.

(6) Channel Resistance  $R_{on}$ :

$$R_{on} = \frac{L}{W} \cdot \frac{1}{Q_{on} \cdot \mu}$$

where  $\mu$  = carrier mobility (const).

$$R_{on} \text{ scaled by } \frac{1}{\alpha} \cdot \frac{1}{1/\alpha} \cdot 1 = 1$$

(7) Gate Delay  $T_d$ .

$$T_d \propto R_{on} \cdot C_g$$

$$\hat{T}_d \propto 1 \cdot R_{on} \cdot \frac{\beta}{\alpha^2} \cdot C_g$$

$$\hat{T}_d \propto \frac{\beta}{\alpha^2} \cdot T_d$$

$$\therefore \left[ \text{scaled by } \frac{\beta}{\alpha^2} \right]$$

(8) Max. Operating Frequency  $f_0$ :

$$f_0 = \frac{W}{L} \cdot \frac{\mu C_0 V_{DD}}{C_g}$$

$$f_0 \propto \frac{1}{T_d}$$

$$\therefore f_0 \text{ scaled by } \frac{\alpha^2}{\beta}$$

(9) Saturation Current  $I_{dss}$ .

$$I_{dss} = \frac{C_{ox} \mu_n}{2} \cdot \frac{W}{L} (V_{gs} - V_t)^2$$

$\therefore V_{gs}$  &  $V_t$  scaled by  $1/\beta$  &  $C_{ox}$  by  $\beta$

$$\Rightarrow \boxed{I_{dss} \text{ scaled by } \beta \left(\frac{1}{\beta}\right)^2 = 1/\beta}$$

(10) Current Density  $J$ :

$$J = \frac{I_{dss}}{A}$$

'A' (area) of ch scaled by  $1/\alpha^2$

$$\hat{J} = \frac{I_{dss}/\beta}{A/\alpha^2} = \frac{\alpha^2}{\beta} \cdot \frac{I_{dss}}{A} = \frac{\alpha^2}{\beta} J$$

$$\boxed{\therefore J \text{ is scaled by } \frac{\alpha^2}{\beta}}$$

(11) Switching Energy Per Gate  $E_g$ .

$$E_g = \frac{C_g}{2} (V_{DD})^2$$

$$\boxed{E_g \text{ scaled by } \frac{\beta}{\alpha^2} \cdot \frac{1}{\beta^2} = \frac{1}{\alpha^2 \beta}}$$

# Subsystem Design

Subsystem Design : Subsystem Design, Shifters, Adders, ALUs, Multipliers: Array Multiplier, Serial parallel Multiplier, parity generator, comparators, zero/one Detectors, Up/down counter, Memory elements : SRAM, DRAM, ROM, Serial Access Memories.

## Subsystem Design :

### Introduction :-


- \* A digital System contains several functional blocks, which are known as Subsystems.
- \* For example, an arithmetic logic unit (ALU) contains functional blocks, or Subsystems such as adders, subtractors, multipliers, dividers, comparators and Shift registers.
- \* For designing digital systems in MOS technology there are two ways of building the circuits. They are Switch logic (pass Transistor, TGI) and Gate logic (NMOS/CMOS/BiCMOS) deals with designing of subsystems, which is a small part in a larger system called leaf cell.
- \* The most basic leaf cell of any digital system is the logic gates and these are seen in different technologies like NMOS, CMOS and BiCMOS.
- \* While designing high regularity should be maintained.

This indicates detailed designing of few leaf cells which can be replicated and interconnected to form system. (2)



### 1. Switch logic:

\* The Switch logic is built on 'pass transistors' & on 'transmission gates'. Switch logic is fast for small arrays and draws no static current from the supply rails. Hence power dissipation of such circuits is small because current flows only on switching.

\* Pass transistor can be used as a switch in passing the signals. Switch logic arrangements using basic OR and AND connections along with other arrangements.



$V_{out} = V_{in}$  when  $A \cdot B \cdot C \cdot D = 1$   
 ( $V_{out}$  logic levels will be degraded by  $V_t$  effects)




$V_{out} = V_{in}$  when  $A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H = 1$   
 $V_{out} = ?$  when  $A \cdot B \cdot C \cdot D \cdot E \cdot F \cdot G \cdot H \neq 1$   
 CMOS 5-way Selector

$$V_{out} = V_1 \cdot A + V_2 \cdot B + V_3 \cdot C + V_4 \cdot D + V_5 \cdot E$$

( $V_{out}$  logic levels will not be degraded by  $V_t$  effects)

nMOS 3/1/p or gate




$$V_{out} = A + B + C$$

$$\overline{V_{out}} = \overline{A \cdot B \cdot C}$$


fig: Some Switch logic arrangements.

2. Gate Logic:-


\* Gate logic is based on the general arrangement of inverter as it is the simplest gate. The inverter can be constructed with nMOS, CMOS or BiCMOS technology. Similar to this NAND and NOR can be constructed. Also AND and OR can be constructed with an inverter for NAND and NOR respectively.



(a) circuit symbols



(b) Logic Symbols



(c) Stick and Symbolic diagrams.

fig: NMOS, CMOS and BiCMOS inverters.

The whole design process will be associated if considerable care is taken with:

- \* Partitioning of the system so that there are clear subsystems with minimum interdependence and minimum complexity of interconnection between them.
- \* The design within the subsystems should be simple which helps in cellular design concept. This helps the systems in having few standard cells which are replicated to form high regular structures.

General Considerations of Subsystem design:

- \* Lower unit cost
- \* Higher reliability
- \* Lower power dissipation, lower weight and lower volume.
- \* Better performance
- \* Enhanced repetitability
- \* possibility of reduced design/development periods.

## Architectural Issues:

(5)

\* As the complexity of a system increases, the design time also increases. Thus while designing we have to adopt those design methodologies which allows handling complexity with reasonable time and reasonable amount of labor.

The following are the guidelines/architectural issues that needs to be considered while designing of the system.

1. Define the requirements carefully and properly.
2. partition the overall architecture into appropriate sub-systems.
3. Communication paths should be carefully selected in order to develop sensible interrelationships between the subsystems.
4. Draw the floor plan of how the system is to map onto the silicon.
5. Aim for regular structures so that design is largely a matter of replication.
6. Draw suitable stick or symbolic diagrams of the leaf-cells of the subsystem.
7. Convert each cell into layout.
8. Carry out design rule check carefully and thoroughly.
9. Simulate the performance of each cell/subsystem.

## Shifters:

### Combinational Shifters:

\* Combinational Shifters are useful for arithmetic operations, bit field extraction, etc.

- Multiple shifts per clock cycle.

- A multiple-shift shifter requires additional connectivity.