



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

**SEMESTER – I**

S. No.	Course codes	Course Name	Category	Hours per week			Credits
				L	T	P	
1.	21D57101	CMOS Analog IC Design	PC	3	0	0	3
2.	21D57102	CMOS Digital IC Design	PC	3	0	0	3
3.	21D57103a 21D57103b 21D57103c	<b>Program Elective – I</b> Microchip Fabrication Techniques Nanomaterials and Nanotechnology CAD for VLSI	PE	3	0	0	3
4.	21D57104a 21D57104b 21D57104c	<b>Program Elective – II</b> Device Modelling FPGA Architectures and Applications ASIC Design	PE	3	0	0	3
5.	21D57105	CMOS Analog IC Design Lab	PC	0	0	4	2
6.	21D57106	CMOS Digital IC Design Lab	PC	0	0	4	2
7.	21DRM101	Research Methodology and IPR	MC	2	0	0	2
8.	21DAC101a 21DAC101b 21DAC101c	<b>Audit Course – I</b> English for Research paper writing Disaster Management Sanskrit for Technical Knowledge	AC	2	0	0	0
<b>Total</b>							<b>18</b>



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

**SEMESTER – II**

S.No.	Course codes	Course Name	Category	Hours per week			Credits
				L	T	P	
1.	21D57201	CMOS Mixed Signal IC Design	PC	3	0	0	3
2.	21D57202	Physical Design Automation	PC	3	0	0	3
3.	21D57203a	<b>Program Elective – III</b> SoC Testing and Verification	PE	3	0	0	3
	21D57203b	Semiconductor Memory Design and Testing					
	21D57203c	MEMS System Design					
4.	21D57204a	<b>Program Elective – IV</b> Low Power VLSI Design	PE	3	0	0	3
	21D57204b	IoT and its Applications					
	21D57204c	VLSI Signal Processing					
5.	21D57205	CMOS Mixed Signal IC Design Lab	PC	0	0	4	2
6.	21D57206	Physical Design Automation Lab	PC	0	0	4	2
7.	21D57207	Technical seminar	PR	0	0	4	2
8.	21DAC201a	<b>Audit Course – II</b> Pedagogy Studies	AC	2	0	0	0
	21DAC201b	Stress Management for Yoga					
	21DAC201c	Personality Development through Life Enlightenment Skills					
		<b>Total</b>					<b>18</b>



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
 (Established by Govt. of A.P., ACT No.30 of 2008)  
 ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

**SEMESTER - III**

S.No.	Course codes	Course Name	Category	Hours per			Credits
				L	T	P	
1.	21D57301a 21D57301b 21D06203a	<b>Program Elective – V</b> Bi-CMOS Technology and Applications Optimization Techniques and Applications in VLSI Design SoC Architecture	PE	3	0	0	3
2.	21DOE301b 21DOE301c 21DOE301e	<b>Open Elective</b> Industrial Safety Business Analytics Waste to Energy	OE	3	0	0	3
3.	21D57302	Dissertation Phase – I	PR	0	0	20	10
4.	21D57303	Co-curricular Activities					2
<b>Total</b>							<b>18</b>

**SEMESTER - IV**

S.No.	Course codes	Course Name	Category	Hours per			Credits
				L	T	P	
1.	21D57401	Dissertation Phase – II	PR	0	0	32	16
<b>Total</b>							<b>16</b>



## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

### M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN

#### COMMON COURSE STRUCTURE & SYLLABI

Course Code	CMOS ANALOG IC DESIGN	L	T	P	C
21D57101		3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• This course focuses on theory, analysis and design of analog integrated circuits in both Bipolar and Metal-Oxide-Silicon (MOS) technologies.</li> <li>• Basic design concepts, issues and tradeoffs involved in analog IC design are explored.</li> <li>• Intuitive understanding and real-life applications are emphasized throughout the course.</li> <li>• To learn about Design of CMOS Op Amps, Compensation of Op Amps, Design of Two-Stage Op Amps, Power Supply Rejection Ratio of Two-Stage Op Amps, Cascade Op Amps, Measurement Techniques of OP Amp.</li> <li>• To know about Characterization of Comparator, Two-Stage, Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators etc.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Design MOSFET based analog integrated circuits.</li> <li>• Analyze analog circuits at least to the first order.</li> <li>• Appreciate the trade-offs involved in analog integrated circuit design.</li> <li>• Understand and appreciate the importance of noise and distortion in analog circuits.</li> <li>• Analyze complex engineering problems critically in the domain of analog IC design for conducting research.</li> <li>• Solve engineering problems for feasible and optimal solutions in the core area</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Basic MOS Device Physics:</b> General Considerations, MOS I/V Characteristics, Second Order effects, MOS Device models and MOS Capacitor. Short Channel Effects and Device Models. Single Stage Amplifiers – Basic Concepts, Common Source Stage, Source Follower, Common Gate Stage, Cascode Stage.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Differential Amplifiers:</b> Single Ended and Differential Operation, Basic Differential Pair, Common Mode Response, Differential Pair with MOS loads, Gilbert Cell. Passive and Active Current Mirrors – Basic Current Mirrors, Cascode Current Mirrors, Active Current Mirrors. Current Steering Circuit					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Frequency Response of Amplifiers:</b> General Considerations, Common Source Stage, Source Followers, Common Gate Stage, Cascode Stage, Differential Pair. Noise – Types of Noise, Representation of Noise in circuits, Noise in single stage amplifiers, Noise in Differential Pairs.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Feedback Amplifiers:</b> General Considerations, Feedback Topologies, Effect of Loading. Operational Amplifiers – General Considerations, One Stage Op Amps, Two Stage Op Amps, Gain Boosting, Common – Mode Feedback, Input Range limitations, Slew Rate, Power Supply Rejection, Noise in Op Amps, Stability and Frequency Compensation.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Comparators:</b> Characterization of comparator, Two-Stage, Open-Loop comparators, Other Open-Loop Comparators, Improving the Performance of Open-Loop Comparators, Discrete-Time Comparators.					
<b>Textbooks:</b>					
1. B.Razavi, “Design of Analog CMOS Integrated Circuits”, 2 <sup>nd</sup> Edition, McGraw Hill Edition2016.					
2. Paul.R.Gray& Robert G. Meyer, “Analysis and Design of Analog Integrated Circuits”, Wiley,					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

5<sup>th</sup> Edition, 2009.

**Reference Books:**

1. T.C. Carusone, D.A. Johns & K. Martin, "Analog Integrated Circuit Design", 2<sup>nd</sup> Edition, Wiley, 2012.
2. P.E. Allen & D.R. Holberg, "CMOS Analog Circuit Design", 3<sup>rd</sup> Edition, Oxford University Press, 2011.
3. R. Jacob Baker, "CMOS Circuit Design, Layout, and Simulation", 3<sup>rd</sup> Edition, Wiley, 2010.
4. Adel S. Sedra, Kenneth C. Smith, Arun, "Microelectronic Circuits", 6<sup>th</sup> Edition, Oxford University Press



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	CMOS DIGITAL IC DESIGN	L	T	P	C
21D57102		3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the fundamental properties of digital Integrated circuits using basic MOSFET equations and to develop skills for various logic circuits using CMOS related design styles.</li> <li>The course also involves analysis of performance metrics.</li> <li>To teach fundamentals of CMOS Digital integrated circuit design such as importance of Pseudo logic, Combinational MOS logic circuits and Sequential MOS logic circuits.</li> <li>To teach the fundamentals of Dynamic logic circuits and basic semiconductor memories which are the basics for the design of high performance digital integrated circuits.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Demonstrate advanced knowledge in Static and dynamic characteristics of CMOS,</li> <li>Estimate Delay and Power of Adders circuits.</li> <li>Classify different semiconductor memories.</li> <li>Analyze, design and implement combinational and sequential MOS logic circuits.</li> <li>Analyze complex engineering problems critically in the domain of digital IC design for conducting research.</li> <li>Solve engineering problems for feasible and optimal solutions in the core area of digital ICs</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>MOS Design Pseudo NMOS Logic:</b> Inverter, Inverter threshold voltage, Output high voltage, Output Low voltage, Gain at gate threshold voltage, Transient response, Rise time, Fall time, Pseudo NMOS logic gates, Transistor equivalency, CMOS Inverter logic.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Combinational MOS Logic Circuits:</b> MOS logic circuits with NMOS loads, Primitive CMOS logic gates–NOR & NAND gate, Complex Logic circuits design–Realizing Boolean expressions using NMOS gates and CMOS gates, AOI and OIA gates, CMOS full adder, CMOS transmission gates, Designing with Transmission gates.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Sequential MOS Logic Circuits:</b> Behavior of bistable elements, SR Latch, Clocked latch and flip flop circuits, CMOS D latch and edge triggered flip-flop					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Dynamic Logic Circuits:</b> Basic principle, Voltage Bootstrapping, Synchronous dynamic pass transistor circuits, Dynamic CMOS transmission gate logic, High performance Dynamic CMOS circuits.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Semiconductor Memories:</b> Types, RAM array organization, DRAM – Types, Operation, Leakage currents in DRAM cell and refresh operation, SRAM operation Leakage currents in SRAM cells, Flash Memory–NOR flash and NAND flash.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>Neil Weste, David Harris, “CMOS VLSI Design: A Circuits and Systems Perspective”, 4<sup>th</sup> Edition, Pearson, 2010</li> <li>Digital Integrated Circuit Design – Ken Martin, Oxford University Press, 2011.</li> <li>CMOS Digital Integrated Circuits Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 3<sup>rd</sup> Edition, 2011.</li> </ol>					
<b>Reference Books:</b>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective – Ming-BO Lin, CRC Press, 2011
2. Digital Integrated Circuits – A Design Perspective, Jan M.Rabaey, AnanthaChandrakasan, Borivoje Nikolic, 2ndEdition, PHI.



## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

### M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN

#### COMMON COURSE STRUCTURE & SYLLABI

Course Code	MICROCHIP FABRICATION TECHNIQUES	L	T	P	C
21D57103a	Program Elective – I	3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• Comprehend impact of semiconductor industry on the design of development of integrated circuits.</li> <li>• Acquaint with clean room technology</li> <li>• Understand oxidation methods, aspects of photolithography, diffusion, ion implantation techniques.</li> <li>• Specify NMOS and CMOS design rules corresponding to 180nm, 90nm and 45nm technologies</li> <li>• Understand packaging principles</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand various stages of fabrication</li> <li>• Understand Various packaging techniques and Design rules.</li> <li>• Classify various thin films and its characteristics.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to Processing:</b> Overview of semiconductor industry, Stages of Manufacturing, Process and product trends, Crystal growth, Basic wafer fabrication operations, process yields, Semiconductor material preparation, Yield measurement, Contamination sources, Clean room construction.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Photolithography:</b> Oxidation and Photolithography, Ten step patterning process, Photoresists, physical properties of photoresists, Storage and control of photoresists, photo masking process, Hard bake, develop inspect, Dry etching Wet etching, resist stripping.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Diffusion &amp; Ion Implantation:</b> Doping and depositions: Diffusion process steps, deposition, Drive-in oxidation, Ion implantation-1, Ion implantation-2.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Film Depositions and Growth:</b> Metallization, CVD basics, CVD process steps, Low pressure CVD systems, Plasma enhanced CVD systems, Vapour phase epitaxy, molecular beam epitaxy.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Yield:</b> Design rules and Scaling, BICMOS ICs: Choice of transistor types, PNP transistors, Resistors, capacitors.					
<b>Packaging:</b> Chip characteristics, package functions, package operations.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Peter Van Zant, Microchip fabrication, McGraw Hill, 1997.</li> <li>2. Plummer, J.D., Deal, M.D. and Griffin, P.B., "Silicon VLSI Technology: Fundamentals, Practice and Modeling", 3rd Ed., Prentice-Hall, 2000.</li> </ol>					
<b>Reference Books</b>					
<ol style="list-style-type: none"> <li>1. C.Y. Chang and S.M. Sze, ULSI technology, McGraw Hill, 2000</li> <li>2. S.K. Gandhi, VLSI Fabrication principles, John Wiley and Sons, NY, 1994</li> <li>3. S.M. Sze, VLSI technology, McGraw-Hill Book company, NY, 1988</li> </ol>					





**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	NANOMATERIALS AND NANOTECHNOLOGY	L	T	P	C
21D57103b	Program Elective – I	3	0	0	3
	<b>Semester</b>	<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the basic idea behind the design and fabrication of nano scale systems.</li> <li>• To understand and formulate new engineering solutions for current problems and technologies for future applications.</li> <li>• To acquire knowledge on the operation of fabrication and characterization devices to achieve precisely designed systems.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the basic science behind the design and fabrication of nano scale systems.</li> <li>• Understand and formulate new engineering solutions for current problems and competing technologies for future applications.</li> <li>• Make inter disciplinary projects applicable to wide areas by clearing and fixing the boundaries in system development.</li> <li>• Gather detailed knowledge of the operation of fabrication and characterization devices to achieve precisely designed systems.</li> </ul>					
<b>UNIT - I</b>		<b>Lecture Hrs:</b>			
Introduction of nano materials and nanotechnologies, Features of nanostructures, Applications of nano materials and technologies. Nano dimensional Materials 0D, 1D, 2D structures – Size Effects – Fraction of Surface Atoms – Specific Surface Energy and Surface Stress – Effect on the Lattice Parameter – Phonon Density of States – the General Methods available for the Synthesis of Nanostructures – precipitate – reactive– hydrothermal/solvo thermal methods – suitability of such methods for scaling – potential Uses.					
<b>UNIT - II</b>		<b>Lecture Hrs:</b>			
Fundamentals of nanomaterials, Classification, Zero-dimensional nanomaterials, One-dimensional nanomaterials, Two-dimensional nano materials, three dimensional nanomaterials. Low Dimensional Nanomaterials and its Applications, Synthesis, Properties and applications of Low Dimensional Carbon-Related Nanomaterials.					
<b>UNIT - III</b>		<b>Lecture Hrs:</b>			
Micro- and Nanolithography Techniques, Emerging Applications, Introduction to Micro electro mechanical Systems (MEMS), Advantages and Challenges of MEMS, Fabrication Technologies, Surface Micromachining, Bulk Micromachining, Molding. Introduction to Nano Phonics.					
<b>UNIT - IV</b>		<b>Lecture Hrs:</b>			
Introduction, Synthesis of CNTs - Arc-discharge, Laser-ablation, Catalytic growth, Growth mechanisms of CNT's - Multi-walled nanotubes, Single-walled nano tubes Optical properties of CNT's, Electrical transport in perfect nanotubes, Applications as case studies. Synthesis and Applications of CNTs.					
<b>UNIT - V</b>		<b>Lecture Hrs:</b>			
Ferroelectric materials, coating, molecular electronics and Nano electronics, biological and environmental, membrane based application, polymer based application.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Kenneth J.Klabunde and Ryan M.Richards, "Nanoscale Materials in Chemistry", 2nd edition, John Wiley and Sons, 2009.</li> <li>2. I Gusev and A Rempel, "Nanocrystalline Materials", Cambridge International Science Publishing, 1st Indian edition by Viva Books Pvt. Ltd. 2008.</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

- |  |
|--|
| 3. B.S.Murty,P.Shankar,Baldev Raj, B.B.Rath, James Murday, “Nanoscience and Nanotechnology”, Tata McGrawHill Education 2012. |
|--|

**Reference Books:**

- |  |
|--|
| 1. Digital Integrated Circuit Design – Ken Martin, Oxford University Press, 2011.  |
| 2. Digital Integrated Circuits - A Design Perspective, Jan M.Rabaey, AnantChandrakasan, Borvivoje Nikolic, 2nd Edition, PHI. |



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	CAD FOR VLSI	L	T	P	C
21D57103c	Program Elective – I	3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the various phases of CAD for digital electronic systems, from digital logic simulation to physical design, including test and verification.</li> <li>• To demonstrate knowledge and understanding of fundamental concepts in CAD and to establish capability for CAD tool development and enhancement.</li> <li>• To practice the application of fundamentals of VLSI technologies</li> <li>• To optimize the implemented design for area, timing and power by applying suitable constraints.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Establish comprehensive understanding of the various phases of CAD for digital electronic systems, from digital logic simulation to physical design, including test and verification.</li> <li>• Demonstrate knowledge and understanding of fundamental concepts in CAD and to establish capability for CAD tool development and enhancement.</li> <li>• Practice the application of fundamentals of VLSI technologies</li> <li>• Optimize the implemented design for area, timing and power by applying suitable constraints.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction :</b> VLSI Design Cycle, New Trends in VLSI Design Cycle, Physical Design Cycle, New Trends in Physical Design Cycle, Design Styles, System Packaging Styles.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Partitioning :</b> Partitioning, Pin Assignment and Placement: Partitioning – Problem formulation, Classification of Partitioning algorithms, Kernighan-Lin Algorithm, Simulated Annealing.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Floor Planning :</b> Floor Planning – Problem formulation, Classification of floor planning algorithms, constraint based floor planning, Rectangular Dualization, Pin Assignment – Problem formulation, Classification of pin assignment algorithms, General and channel Pin assignments.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Placement and Routing :</b> Placement–Problem formulation, Classification of placement algorithms, Partitioning based placement algorithms. <b>Global Routing and Detailed Routing:</b> Global Routing – Problem formulation, Classification of global routing algorithms, Maze routing algorithms, Detailed Routing – Problem formulation, Classification of routing algorithms, Single layer routing algorithms.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Physical Design Automation of FPGAs and MCMs:</b> FPGA Technologies, Physical Design cycle for FPGAs, Partitioning, Routing – Routing Algorithm for the Non-Segmented model, Routing Algorithms for the Segmented Model; Introduction to MCM Technologies, MCM Physical Design Cycle.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Algorithms for VLSI Physical Design Automation by Naveed Shervani, 3<sup>rd</sup> Edition, 2005, Springer International Edition.</li> <li>2. CMOS Digital Integrated Circuits Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 3rd Ed., 2011.</li> </ol>					
<b>Reference Books:</b>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

- |  |
|--|
| <ol style="list-style-type: none"><li>1. VLSI Physical Design Automation-Theory and Practice by Sadiq M Sait, Habib Youssef, World Scientific.</li><li>2. Algorithms for VLSI Design Automation, S. H. Gerez, 1999, Wiley student Edition, John Wiley and Sons (Asia) Pvt. Ltd.</li><li>3. VLSI Physical Design Automation by Sung Kyu Lim, Springer International Edition</li></ol> |
|--|



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	DEVICE MODELLING	L	T	P	C
21D57104a	Program Elective – II	3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the physics of 2-terminal MOS operation and its characteristics</li> <li>• To understand the physics of 4-terminal MOSFET operation and its characteristics.</li> <li>• To analyze the SOI MOSFET electrical characteristics.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the physics of 2-terminal MOS operation and its characteristics</li> <li>• Understand the physics of 4-terminal MOSFET operation and its characteristics.</li> <li>• Analyze the SOI MOSFET electrical characteristics.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
2-terminal MOS device: threshold voltage modelling (ideal case as well as considering the effects of $Q_f$ , $\Phi_{ms}$ and $Dit$ ).					
<b>UNIT - II</b>		Lecture Hrs:			
C-V characteristics (ideal case as well as taking into account the effects of $Q_f$ , $\Phi_{ms}$ and $Dit$ ); MOS capacitor as a diagnostic tool ( measurement of non-uniform doping profile, estimation of $Q_f$ , $\Phi_{ms}$ and $Dit$ )					
<b>UNIT - III</b>		Lecture Hrs:			
4-terminal MOSFET: threshold voltage (considering the substrate bias); above threshold I-V modelling (SPICE level 1,2,3 and 4).					
<b>UNIT - IV</b>		Lecture Hrs:			
Sub threshold current model; scaling; effect of threshold tailoring implant (analytical modelling of threshold voltage using box approximation); buried channel MOSFET. Short channel, DIBL and narrow width effects; small signal analysis of MOSFETs (Meyer's model)					
<b>UNIT - V</b>		Lecture Hrs:			
SOI MOSFET: Basic structure; threshold voltage modelling Advanced topics: hot carriers in channel; EEPROMs; CCDs; high-K gate dielectrics.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. S. M. Sze, Physics of Semiconductor Devices, (2e), Wiley Eastern, 1981.</li> <li>2. M. Lundstrom, Fundamentals of Nanotransistors, World Scientific Publishing Co Pte Ltd 2017.</li> </ol>					
<b>Reference Books</b>					
<ol style="list-style-type: none"> <li>1. Y. P. Tsividis, Operation and Modelling of the MOS Transistor, McGraw-Hill, 1987.</li> <li>2. E. Takeda, Hot-carrier Effects in MOS Transistors, Academic Press, 1995.</li> <li>3. J. P. Colinge, "FinFETs and Other Multi-Gate Transistors," Springer. 2009</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)

**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	FPGA ARCHITECTURES AND APPLICATIONS	L	T	P	C
21D57104b	Program Elective – II	3	0	0	3
	Semester	I			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To acquire knowledge about various architectures and device technologies of PLD's.</li> <li>• To comprehend FPGA Architectures.</li> <li>• To analyze System level Design and their application for Combinational and Sequential Circuits.</li> <li>• To familiarize with Anti-Fuse Programmed FPGAs.</li> <li>• To apply knowledge of this subject for various design applications.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Acquire knowledge about various architectures and device technologies of PLD's.</li> <li>• Comprehend FPGA Architectures.</li> <li>• Analyze System level Design and their application for Combinational and Sequential Circuits.</li> <li>• Familiarize with Anti-Fuse Programmed FPGAs.</li> <li>• Apply knowledge of this subject for various design applications.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to Programmable Logic Devices:</b> Introduction, Simple Programmable Logic Devices – Read Only Memories, Programmable Logic Arrays, Programmable Array Logic, Programmable Logic Devices/Generic Array Logic; Complex Programmable Logic Devices–Architecture of Xilinx Cool Runner XCR3064XL CPLD, CPLD Implementation of a Parallel Adder with Accumulation.					
<b>UNIT - II</b>	<b>Field Programmable Gate Arrays</b>	Lecture Hrs:			
<b>Field Programmable Gate Arrays:</b> Organization of FPGAs, FPGA Programming Technologies, Programmable Logic Block Architectures, Programmable Interconnects, and Programmable I/O blocks in FPGAs, Dedicated Specialized Components of FPGAs, and Applications of FPGAs.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>SRAM Programmable FPGAs:</b> Introduction, Programming Technology, Device Architecture, the Xilinx XC2000, XC3000 and XC4000 Architectures.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Anti-Fuse Programmed FPGAs:</b> Introduction, Programming Technology, Device Architecture, The Actel ACT1, ACT2 and ACT3 Architectures.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Design Applications:</b> General Design Issues, Counter Examples, A Fast Video Controller, A Position Tracker for a Robot Manipulator, A Fast DMA Controller, Designing Counters with ACT devices, Designing Adders and Accumulators with the ACT Architecture					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Field Programmable Gate Array Technology - Stephen M. Trimberger, Springer International Edition.</li> <li>2. Digital Systems Design - Charles H. Roth Jr, LizyKurian John, Cengage Learning.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Field Programmable Gate Arrays-John V.Oldfield, Richard C.Dorf, Wiley India.</li> <li>2. Digital Design Using Field Programmable Gate Arrays - Pak K. Chan/SamihaMourad, Pearson Low Price Edition.</li> <li>3. Digital Systems Design with FPGAs and CPLDs-Ian Grout, Elsevier,Newnes.</li> <li>4. FPGA based System Design-Wayne Wolf, Prentice Hall Modern Semiconductor Design Series.</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	ASIC DESIGN Program Elective – II	L	T	P	C
		3	0	0	3
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand different types of ASICs and their libraries.</li> <li>• To understand about programmable ASICs, I/O modules and their interconnects.</li> <li>• To familiarize different methods of software ASIC design their simulation, testing and construction of ASICs.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand different types of ASICs and their libraries.</li> <li>• Understand about programmable ASICs, I/O modules and their interconnects.</li> <li>• Familiarize different methods of software ASIC design their simulation, testing and construction of ASICs.</li> </ul>					
<b>UNIT - I</b>					Lecture Hrs:
<b>Introduction to ASICs:</b> Types of ASICs, Design Flow, Case Study, Economics of ASICs, ASIC Cell Libraries, Transistors as resistors, Transistor Parasitic Capacitance, Logical Effort, Library Cell Design, Library Architecture, Gate-Array Design, Standard Cell Design, Data Path Cell Design.					
<b>UNIT - II</b>					Lecture Hrs:
<b>Programmable ASICs and Programmable ASIC Logic Cells:</b> The Anti fuse, Static Ram, EPROM and EEPROM Technology, Practical Issues, Specifications, PREDP Benchmarks, FPGA Economics, Actel ACT, Xilinx LCA, Altera Flex, Altera Max.					
<b>UNIT - III</b>					Lecture Hrs:
<b>I/O Cells and Interconnects &amp; Programmable ASIC Design Software:</b> DC Output, AC Output, DC input, AC input, Clock input, Power input, Xilinx I/O block, Other I/O Cells, Actel ACT, Xilinx LCA, Xilinx EPLD, Altera Max 5000 and 7000, Altera Max 9000, Altera FLEX, Design Systems, Logic Synthesis, The Half gate ASIC.					
<b>UNIT - IV</b>					Lecture Hrs:
<b>Low Level Design Entry and Logic Synthesis:</b> Schematic Entry, Low level Design Languages, PLA Tools, EDIF, A logic synthesis example, A Comparator/MUX, Inside a Logic Synthesizer, Synthesis of Viterbi Decoder, Verilog and Logic synthesis, VHDL and Logic Synthesis, Finite State Machine Synthesis, Memory Synthesis, The Engine Controller, Performance Driven Synthesis, Optimization of the viterbi decoder.					
<b>UNIT - V</b>					Lecture Hrs:
<b>Simulation, Test and ASIC Construction:</b> Types of Simulation, The Comparator/MUX Example, Logic Systems, How Logic Simulation Works, Cell Models, Delay Models, Static Timing Analysis, Formal Verification, Switch Level Simulation, Transistor Level Simulation, The importance of test, Boundary Scan Test, Faults, Faults Simulation, Automatic Test Pattern Generator, Scan Test, Built in Self-Test, A simple test Example, Physical Design, CAD Tools, System Partitioning, Estimating ASIC Size, Power Dissipation, FPGA Partitioning, Partitioning Methods					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Michael John Sebastian Smith, “Application Specific Integrated Circuits”, Pearson Education, 2003.</li> <li>2. L.J.Herbst, “Integrated Circuit Engineering”, Oxford Science Publications, 1996.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. HimanshuBhatnagar, “Advanced ASIC Chip Synthesis using Synopsis Design Compiler”, 2nd Edition, Kluwer Academic, 2001.</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	CMOS ANALOG IC DESIGN LAB	L	T	P	C
21D57105		0	0	4	2
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To explain the VLSI Design Methodologies using VLSI design tool.</li> <li>• To grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>• To explain the Physical Verification in Layout Design</li> <li>• To fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>• To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>• Explain the VLSI Design Methodologies using VLSI design tool.</li> <li>• Grasp the significance of various CMOS analog circuits in full-custom IC Design flow</li> <li>• Explain the Physical Verification in Layout Design</li> <li>• Fully appreciate the design and analyze of analog and mixed signal simulation</li> <li>• Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation</li> </ul>					
<b>List of Experiments:</b>					
<ul style="list-style-type: none"> <li>• The students are required to design and implement any <b>TEN</b> Experiments using CMOS 130nm Technology.</li> <li>• The students are required to implement LAYOUTS of any <b>SIX</b> Experiments using CMOS 130nm Technology and Compare the results with Pre-Layout Simulation.</li> </ul> <ol style="list-style-type: none"> <li>1. MOS Device Characterization and parametric analysis</li> <li>2. Common Source Amplifier</li> <li>3. Common Source Amplifier with source degeneration</li> <li>4. Cascode amplifier</li> <li>5. Simple current mirror</li> <li>6. Cascode current mirror.</li> <li>7. Wilson current mirror.</li> <li>8. Differential Amplifier</li> <li>9. Operational Amplifier</li> <li>10. Sample and Hold Circuit</li> <li>11. Direct-conversion ADC</li> <li>12. R-2R Ladder Type DAC</li> </ol>					
<b>Lab Requirements:</b>					
<b>Software:</b>					
Mentor Graphics – Pyxis Schematic, IC Station, Calibre, ELDO Simulator					
<b>Hardware:</b>					
Personal Computer with necessary peripherals, configuration and operating System.					





**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	CMOS DIGITAL IC DESIGN LAB	L	T	P	C
<b>21D57106</b>		<b>0</b>	<b>0</b>	<b>4</b>	<b>2</b>
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To explain the VLSI Design Methodologies using any VLSI design tool.</li> <li>• To grasp the significance of various design logic Circuits in full-custom IC Design.</li> <li>• To explain the Physical Verification in Layout Extraction.</li> <li>• To fully appreciate the design and analyze of CMOS Digital Circuits.</li> <li>• To grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation.</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>• Explain the VLSI Design Methodologies using any VLSI design tool.</li> <li>• Grasp the significance of various design logic Circuits in full-custom IC Design.</li> <li>• Explain the Physical Verification in Layout Extraction.</li> <li>• Fully appreciate the design and analyze of CMOS Digital Circuits.</li> </ul> <p>Grasp the Significance of Pre-Layout Simulation and Post-Layout Simulation.</p>					
<b>List of Experiments:</b>					
<p>The students are required to design and implement the Circuit and Layout of any <b>TEN</b> Experiments using CMOS 130nm Technology.</p> <ol style="list-style-type: none"> <li>1. Inverter Characteristics.</li> <li>2. NAND and NOR Gate</li> <li>3. XOR and XNOR Gate</li> <li>4. 2:1 Multiplexer</li> <li>5. Full Adder</li> <li>6. RS-Latch</li> <li>7. Clock Divider</li> <li>8. JK-Flip Flop</li> <li>9. Synchronous Counter</li> <li>10. Asynchronous Counter</li> <li>11. Static RAM Cell</li> <li>12. Dynamic Logic Circuits</li> <li>13. Linear Feedback Shift Register</li> </ol>					
<b>Lab Requirements:</b>					
<b>Software:</b>					
Mentor Graphics Tool/ Cadence/ Synopsys/Industry Equivalent Standard Software					
<b>Hardware:</b>					
Personal Computer with necessary peripherals, configuration and operating System.					



## JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

### M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN

#### COMMON COURSE STRUCTURE & SYLLABI

Course Code	RESEARCH METHODOLOGY AND IPR	L	T	P	C
21DRM101		2	0	0	2
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• Identify an appropriate research problem in their interesting domain.</li> <li>• Understand ethical issues understand the Preparation of a research project thesis report.</li> <li>• Understand the Preparation of a research project thesis report</li> <li>• Understand the law of patent and copyrights.</li> <li>• Understand the Adequate knowledge on IPR</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Analyze research related information</li> <li>• Follow research ethics</li> <li>• Understand that today's world is controlled by Computer, Information Technology, but tomorrow world will be ruled by ideas, concept, and creativity.</li> <li>• Understanding that when IPR would take such important place in growth of individuals &amp; nation, it is needless to emphasis the need of information about Intellectual Property Right to be promoted among students in general &amp; engineering in particular.</li> <li>• Understand that IPR protection provides an incentive to inventors for further research work and investment in R &amp; D, which leads to creation of new and better products, and in turn brings about, economic growth and social benefits.</li> </ul>					
<b>UNIT - I</b>		<b>Lecture Hrs:</b>			
Meaning of research problem, Sources of research problem, Criteria Characteristics of a good research problem, Errors in selecting a research problem, scope, and objectives of research problem. Approaches of investigation of solutions for research problem, data collection, analysis, interpretation, Necessary instrumentations					
<b>UNIT - II</b>		<b>Lecture Hrs:</b>			
Effective literature studies approaches, analysis Plagiarism, Research ethics, Effective technical writing, how to write report, Paper Developing a Research Proposal, Format of research proposal, a presentation and assessment by a review committee.					
<b>UNIT - III</b>		<b>Lecture Hrs:</b>			
Nature of Intellectual Property: Patents, Designs, Trade and Copyright. Process of Patenting and Development: technological research, innovation, patenting, development. International Scenario: International cooperation on Intellectual Property. Procedure for grants of patents, Patenting under PCT.					
<b>UNIT - IV</b>		<b>Lecture Hrs:</b>			
Patent Rights: Scope of Patent Rights. Licensing and transfer of technology. Patent information and databases. Geographical Indications.					
<b>UNIT - V</b>		<b>Lecture Hrs:</b>			
New Developments in IPR: Administration of Patent System. New developments in IPR; IPR of Biological Systems, Computer Software etc. Traditional knowledge Case Studies, IPR and IITs.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Stuart Melville and Wayne Goddard, "Research methodology: an introduction for science &amp; engineering students"</li> <li>2. Wayne Goddard and Stuart Melville, "Research Methodology: An Introduction"</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Ranjit Kumar, 2nd Edition, "Research Methodology: A Step by Step Guide for beginners"</li> <li>2. Halbert, "Resisting Intellectual Property", Taylor &amp; Francis Ltd ,2007.</li> <li>3. Mayall, "Industrial Design", McGraw Hill, 1992.</li> <li>4. Niebel, "Product Design", McGraw Hill, 1974.</li> <li>5. Asimov, "Introduction to Design", Prentice Hall, 1962.</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI YSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

- |  |
|--|
| 6. Robert P. Merges, Peter S. Menell, Mark A. Lemley, “ Intellectual Property in New Technological Age”, 2016. |
|--|



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	CMOS MIXED SIGNAL IC DESIGN	L	T	P	C
21D57201		3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To demonstrate first order filter with least interference</li> <li>• To extend the concept of phase locked loop for designing PLL application with minimum jitter by considering non ideal effects.</li> <li>• To design different A/D, D/A, modulators, demodulators and different filter for real time applications</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Demonstrate first order filter with least interference</li> <li>• Extend the concept of phase locked loop for designing PLL application with minimum jitter by considering non ideal effects.</li> <li>• Design different A/D, D/A, modulators, demodulators and different filter for real time applications</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Switched Capacitor Circuits:</b> Introduction to Switched Capacitor circuits- basic building blocks, Operation and Analysis, Non-ideal effects in switched capacitor circuits, Switched capacitor integrators, first order filters, Switch sharing, biquad filters.					
<b>UNIT – II</b>		Lecture Hrs:			
<b>Phased Lock Loop (PLL) :</b> Basic PLL topology, Dynamics of simple PLL, Charge pump PLLs- Lock acquisition, Phase/Frequency detector and charge pump, Basic charge pump PLL, Non-ideal effects in PLLs- PFD/CP non-idealities, Jitter in PLLs, Delay locked loops, applications					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Data Converter:</b> Fundamentals DC and dynamic specifications, Quantization noise, Nyquist rate D/A converters- Decoder based converters, Binary-Scaled converters, Thermometer-code converters, Hybrid converters					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>A to D Converters:</b> Nyquist Rate A/D Converters Successive approximation converters, Flash converter, Two-step A/D converters, Interpolating A/D converters, Folding A/D converters, Pipelined A/D converters, Sigma Delta A/D converters, Time- interleaved converters.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Oversampling Converters:</b> Noise shaping modulators, Decimating filters and interpolating filters, Higher order modulators, Delta sigma modulators with multi bit quantizers, Delta sigma D/A					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Design of Analog CMOS Integrated Circuits- Behzad Razavi, TMH Edition, 2002</li> <li>2. CMOS Analog Circuit Design - Philip E. Allen and Douglas R. Holberg, Oxford University Press, International Second Edition/Indian Edition, 2010.</li> <li>3. Analog Integrated Circuit Design- David A. Johns, Ken Martin, Wiley Student Edition, 2013</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. CMOS Integrated Analog-to- Digital and Digital-to-Analog converters- Rudy Van De Plassche, Kluwer Academic Publishers, 2003</li> <li>2. Understanding Delta-Sigma Data converters-Richard Schreier, Wiley Inter science, 2005.</li> <li>3. CMOS Mixed-Signal Circuit Design - R. Jacob Baker, Wiley Interscience, 2009</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	PHYSICAL DESIGN AUTOMATION	L	T	P	C
21D57202		3	0	0	3
	<b>Semester</b>	<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand relation between automation algorithms and constraints posed by VLSI technology.</li> <li>• To adopt algorithms to meet critical design parameters.</li> <li>• To design area efficient logics by employing different routing algorithms and shape functions.</li> <li>• To simulate and synthesis different combinational and sequential logics.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand relation between automation algorithms and constraints posed by VLSI technology.</li> <li>• Adopt algorithms to meet critical design parameters.</li> <li>• Design area efficient logics by employing different routing algorithms and shape functions.</li> <li>• Simulate and synthesis different combinational and sequential logics.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>VLSI Design Automation Tools:</b> Algorithms and system design, Structural and logic design, Transistor level design, Layout design, Verification methods, Design management tools.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Layout:</b> Compaction, placement and routing, Design rules, symbolic layout, Applications of compaction. Formulation methods, Algorithms for constrained graph compaction, Circuit representation, Wire length estimation, Placement algorithms, Partitioning algorithms.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Floor planning and routing:</b> Floor planning concepts, Shape functions and floor planning sizing, Local routing, Area routing, Channel routing, global routing and its algorithms.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Simulation and Logic Synthesis:</b> Gate level and switch level modeling and simulation, Introduction to combinational logic synthesis, ROBDD principles, implementation, construction and manipulation, Two level logic synthesis.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>High-Level Synthesis:</b> Hardware model for high level synthesis, internal representation of input algorithms, Allocation, assignment and scheduling, scheduling algorithms, Aspects of assignment, High level transformations.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. S.H. Gerez, Algorithms for VLSI Design Automation, John Wiley, 1998.</li> <li>2. N.A. Sherwani, Algorithms for VLSI Physical Design Automation, (3/e), Kluwer, 1999.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. S.M. Sait,H.Youssef, VLSI Physical Design Automation, World scientific, 1999.</li> <li>2. M.Sarrafzadeh, Introduction to VLSI Physical Design, McGraw Hill (IE), 1996</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	SoC TESTING AND VERIFICATION	L	T	P	C
21D57203a	Program Elective – III	3	0	0	3
	Semester	II			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the concepts of faults and testing in SoC</li> <li>To implement the faults using simulation tools</li> <li>To analyze BIST systems</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Understand the concepts of faults and testing in SoC</li> <li>Implement the faults using simulation tools</li> <li>Analyze BIST systems</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to Testing:</b> Testing Philosophy, Role of Testing, Digital and Analog VLSI Testing, VLSI Technology Trends affecting Testing, Types of Testing, Fault Modeling: Defects, Errors and Faults, Functional Versus Structural Testing, Levels of Fault Models, Single Stuck-at Fault.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Logic and Fault Simulation:</b> Simulation for Design Verification and Test Evaluation, Modeling Circuits for Simulation, Algorithms for True-value Simulation, Algorithms for Fault Simulation.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Testability Measures:</b> SCOAP Controllability and Observability, High Level Testability Measures, Digital DFT and Scan Design: Ad-Hoc DFT Methods, Scan Design, Partial-Scan Design, Variations of Scan.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Built-In Self-Test:</b> The Economic Case for BIST, Random Logic BIST: Definitions, BIST Process, Pattern Generation, Response Compaction, Built-In Logic Block Observers, Test-Per-Clock, Test-Per-Scan BIST Systems, Circular Self Test Path System, Memory BIST, Delay Fault BIST.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Boundary Scan Standard:</b> Motivation, System Configuration with Boundary Scan: TAP Controller and Port, Boundary Scan Test Instructions, Pin Constraints of the Standard, Boundary Scan Description Language: BDSL Description Components, Pin Descriptions.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>M.L. Bushnell, V. D. Agrawal, “Essentials of Electronic Testing for Digital, Memory and Mixed Signal VLSI Circuits”, Kluwer Academic Publishers.</li> <li>M. Abramovici, M.A.Breuer and A.D Friedman, “Digital Systems and Testable Design”, Jaico Publishing House.</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>P.K. Lala, “Digital Circuits Testing and Testability”, Academic Press.</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	SEMICONDUCTOR MEMORY DESIGN AND TESTING	L	T	P	C
21D57203b	Program Elective – III	3	0	0	3
	Semester	II			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand different types of memories, their architectural and different packing techniques of memories.</li> <li>• To build fault models for memory testing.</li> <li>• To analyze different parameters that lead malfunctioning of memories.</li> <li>• To design reliable memories with efficient architecture to improve processes times and power.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Get complete knowledge regarding different types of memories, their architectural and different packing techniques of memories.</li> <li>• Build fault models for memory testing.</li> <li>• Analyze different parameters that lead malfunctioning of memories.</li> <li>• Design reliable memories with efficient architecture to improve processes times and power.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Random Access Memory Technologies :</b> SRAM – SRAM Cell structures, MOS SRAM Architecture, MOS SRAM cell and peripheral circuit operation, Bipolar SRAM technologies, SOI technology, Advanced SRAM architectures and technologies, Application specific SRAMs, DRAM – DRAM technology development, CMOS DRAM, DRAM cell theory and advanced cell structures, BICMOS DRAM, soft error failure in DRAM, Advanced DRAM design and architecture, Application specific DRAM.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Non-volatile Memories:</b> Masked ROMs, High density ROM, PROM, Bipolar ROM, CMOS PROMS, EPROM, Floating gate EPROM cell, One time programmable EPROM, EEPROM, EEPROM technology and architecture, Non-volatile SRAM, Flash Memories (EPROM or EEPROM), advanced Flash memory architecture					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Memory Fault Modeling Testing and Memory Design for Testability and Fault Tolerance :</b> RAM fault modeling, Electrical testing, Pseudo Random testing, Megabit DRAM Testing, non-volatile memory modeling and testing, IDDQ fault modeling and testing, Application specific memory testing, RAM fault modeling, BIST techniques for memory.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Semiconductor Memory Reliability and Radiation Effects:</b> General reliability issues RAM failure modes and mechanism, Non-volatile memory reliability, reliability modeling and failure rate prediction, Design for Reliability, Reliability Test Structures, Reliability Screening and qualification, Radiation effects, Single Event Phenomenon (SEP), Radiation Hardening techniques, Radiation Hardening Process and Design Issues, Radiation Hardened Memory characteristics, Radiation Hardness Assurance and Testing, Radiation Dosimetry, Water Level Radiation Testing and Test structures.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Advanced Memory Technologies and High-density Memory Packing Technologies</b> Ferroelectric RAMs (FRAMs), GaAs FRAMs, Analog memories, magneto resistive RAMs (MRAMs), Experimental memory devices, Memory Hybrids and MCMs (2D), Memory Stacks and MCMs (3D), Memory MCM testing and reliability issues, Memory cards, High Density Memory					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Packaging Future Directions.
<b>Textbooks:</b>
1. Semiconductor Memories Technology – Ashok K. Sharma, 2002, Wiley. 2. Advanced Semiconductor Memories – Architecture, Design and Applications - Ashok K. Sharma, 2002, Wiley.
<b>Reference Books:</b>
1. Modern Semiconductor Devices for Integrated Circuits – Chenming C Hu, First Edition. Prentice all.





**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	MEMS SYSTEM DESIGN Program Elective – III	L	T	P	C
		3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the basic concepts of MEMS technology and working of MEMS devices.</li> <li>• To understand and select different materials for current MEMS devices and competing technologies for future applications.</li> <li>• To understand the concepts of fabrication process of MEMS, Design and Packaging Methodology.</li> <li>• To analyze the various fabrication techniques in the manufacturing of MEMS Devices.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the basic concepts of MEMS technology and working of MEMS devices.</li> <li>• Understand and select different materials for current MEMS devices and competing technologies for future applications.</li> <li>• Understand the concepts of fabrication process of MEMS, Design and Packaging Methodology.</li> <li>• Analyze the various fabrication techniques in the manufacturing of MEMS Devices.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to MEMS:</b> Introduction to MEMS & Real world Sensor/Actuator examples (DMD, Air-bag, pressure sensors).MEMS Sensors in Internet of Things (IoT), Bio-Medical Applications					
<b>UNIT - II</b>		Lecture Hrs:			
<b>MEMS Materials and Their Properties:</b> Materials (eg. Si, SiO <sub>2</sub> , SiN, Cr, Au, Ti, SU8, PMMA, Pt); Important properties: Young modulus, Poisson's ratio, density, piezo-resistive coefficients, TCR, Thermal Conductivity, Material Structure. Understanding Selection of materials based on applications.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>MEMS Fab Processes – 1:</b> Understanding MEMS Processes & Process parameters for: Cleaning, Growth & Deposition, Ion Implantation & Diffusion, Annealing, Lithography. Understanding selection of Fab processes based on Applications.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>MEMS Fab Processes – 2:</b> Understanding MEMS Processes & Process parameters for: Wet & Dry etching, Bulk & Surface Micromachining, Die, Wire & Wafer Bonding, Dicing, Packaging. Understanding selection of Fab processes based on Applications.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>MEMS Devices:</b> Architecture, working and basic quantitative behaviour of Cantilevers, Micro heaters, Accelerometers, Pressure Sensors, Micro mirrors in DMD, Inkjet printer-head. Understanding steps involved in Fabricating above devices.					
<b>Textbooks:</b>					
1. An Introduction to Micro electromechanical Systems Engineering; 2nd Edition by N.Maluf, K Williams; Publisher: Artech House Inc					
2. Practical MEMS - by Ville Kaajakari; Publisher: Small Gear Publishing					
3. Micro system Design - by S. Senturia; Publisher: Springer					
<b>Reference Books:</b>					
1. Analysis and Design Principles of MEMS Devices –Minhang Bao; Publisher: Elsevier Science.					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

- |   |
|---|
| <ol style="list-style-type: none"><li>2. Fundamentals of Micro fabrication - by M. Madou; Publisher: CRC Press; 2nd edition</li><li>3. Micro Electro Mechanical System Design - by J. Allen; Publisher: CRC Press</li><li>4. Micro machined Transducers Sourcebook - by G. Kovacs; Publisher: McGraw-Hill</li></ol> |
|---|



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	LOW POWER VLSI DESIGN Program Elective – IV	L	T	P	C
		21D57204a	3	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand the concepts of velocity saturation, Impact Ionization and Hot Electron Effect</li> <li>• To implement Low power design approaches for system level and circuit level measures.</li> <li>• To design low power adders, multipliers and memories for efficient design of systems.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the concepts of velocity saturation, Impact Ionization and Hot Electron Effect</li> <li>• Implement Low power design approaches for system level and circuit level measures.</li> <li>• Design low power adders, multipliers and memories for efficient design of systems.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Fundamentals:</b> Need for Low Power Circuit Design, Sources of Power Dissipation – Static and Dynamic Power Dissipation, Short Circuit Power Dissipation, Glitching Power Dissipation, Short Channel Effects –Drain Induced Barrier Lowering and Punch Through, Surface Scattering, Velocity Saturation, Impact Ionization, Hot Electron Effect.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Low-Power Design Approaches:</b> Low-Power Design through Voltage Scaling – VTCMOS circuits, MTCMOS circuits, Architectural Level Approach –Pipelining and Parallel Processing Approaches. Switched Capacitance Minimization Approaches: System Level Measures, Circuit Level Measures, Mask level Measures.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Low-Voltage Low-Power Adders:</b> Introduction, Standard Adder Cells, CMOS Adder's Architectures – Ripple Carry Adders, Carry Look Ahead Adders, Carry Select Adders, Carry Save Adders, Low-Voltage Low-Power Design Techniques – Trends of Technology and Power Supply Voltage, Low-Voltage Low-Power Logic Styles.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Low-Voltage Low-Power Multipliers:</b> Introduction, Overview of Multiplication, Types of Multiplier Architectures, Braun Multiplier, Baugh Wooley Multiplier, Booth Multiplier, Introduction to Wallace Tree Multiplier.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Low-Voltage Low-Power Memories:</b> Basics of ROM, Low-Power ROM Technology, Future Trend and Development of ROMs, Basics of SRAM, Memory Cell, Precharge and Equalization Circuit, Low-Power SRAM Technologies, Basics of DRAM, Self-Refresh Circuit, Future Trend and Development of DRAM.					
<b>Textbooks:</b>					
1.CMOS Digital Integrated Circuits – Analysis and Design – Sung-Mo Kang, Yusuf Leblebici, TMH, 2011.					
2. Low-Voltage, Low-Power VLSI Subsystems – Kiat-Seng Yeo, Kaushik Roy, TMH Professional Engineering.					
<b>Reference Books:</b>					
1. Introduction to VLSI Systems: A Logic, Circuit and System Perspective – Ming-BO Lin, CRC Press, 2011.					
2.Low Power CMOS Design – AnanthaChandrasan, IEEE Press/Wiley International, 1998.					
3. Low Power CMOS VLSI Circuit Design – Kaushik Roy, Sharat C. Prasad, John Wiley & Sons, 2000.					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	IOT AND ITS APPLICATIONS Program Elective – IV	L	T	P	C
		21D57204b	3	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To apply the Knowledge in IOT Technologies and Data management.</li> <li>• To determine the values chains Perspective of M2M to IOT.</li> <li>• To implement the state of the Architecture of an IOT.</li> <li>• To compare IOT Applications in Industrial &amp; real world.</li> <li>• To demonstrate knowledge and understand the security and ethical issues of an IOT.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Apply the Knowledge in IOT Technologies and Data management.</li> <li>• Determine the values chains Perspective of M2M to IOT.</li> <li>• Implement the state of the Architecture of an IOT.</li> <li>• Compare IOT Applications in Industrial &amp; real world.</li> <li>• Demonstrate knowledge and understand the security and ethical issues of an IOT.</li> </ul>					
UNIT - I		Lecture Hrs:			
<b>Fundamentals of IoT:</b> Evolution of Internet of Things, Enabling Technologies, IoT Architectures, oneM2M, IoT World Forum (IoTWF) and Alternative IoT models, Simplified IoT Architecture and Core IoT Functional Stack, Fog, Edge and Cloud in IoT, Functional blocks of an IoT ecosystem, Sensors, Actuators, Smart Objects and Connecting Smart Objects. IoT Platform overview: Overview of IoT supported Hardware platforms such as: Raspberry pi, ARM Cortex Processors, Arduino and Intel Galileo boards.					
UNIT - II		Lecture Hrs:			
<b>IoT Protocols:</b> IT Access Technologies: Physical and MAC layers, topology and Security of IEEE 802.15.4, 802.15.4g, 802.15.4e, 1901.2a, 802.11ah and Lora WAN, Network Layer: IP versions, Constrained Nodes and Constrained Networks, Optimizing IP for IoT: From 6LoWPAN to 6Lo, Routing over Low Power and Lossy Networks, Application Transport Methods: Supervisory Control and Data Acquisition, Application Layer Protocols: CoAP and MQTT.					
UNIT - III		Lecture Hrs:			
<b>Design and Development:</b> Design Methodology, Embedded computing logic, Microcontroller, System on Chips, IoT system building blocks, Arduino, Board details, IDE programming, Raspberry Pi, Interfaces and Raspberry Pi with Python Programming.					
UNIT - IV		Lecture Hrs:			
<b>Data Analytics and Supporting Services:</b> Structured Vs Unstructured Data and Data in Motion Vs Data in Rest, Role of Machine Learning – No SQL Databases, Hadoop Ecosystem, Apache Kafka, Apache Spark, Edge Streaming Analytics and Network Analytics, Xively Cloud for IoT, Python Web Application Framework, Django, AWS for IoT, System Management with NETCONF-YANG.					
UNIT - V		Lecture Hrs:			
<b>Case Studies/Industrial Applications:</b> IoT applications in home, infrastructures, buildings, security, Industries, Home appliances, other IoT electronic equipments. Use of Big Data and Visualization in IoT, Industry 4.0 concepts. Sensors and sensor Node and interfacing using any Embedded target boards (Raspberry Pi / Intel Galileo/ARM Cortex/ Arduino).					
<b>Textbooks:</b>					
1. IoT Fundamentals: Networking Technologies, Protocols and Use Cases for Internet of Things, David Hanes, Gonzalo Salgueiro, Patrick Grossetete, Rob Barton and Jerome Henry, Cisco Press, 2017.					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

- |   |
|---|
| 2. Internet of Things – A hands-on approach, ArshdeepBahga, Vijay Madiseti, Universities Press,2015 |
|---|

<b>Reference Books:</b>
-------------------------

- |  |
|--|
| 1. The Internet of Things – Key applications and Protocols, Olivier Hersent, David Boswarthick, Omar Elloumi and Wiley, 2012 (for Unit 2).   |
| 2. “From Machine-to-Machine to the Internet of Things – Introduction to a New Age of Intelligence”, Jan Holler, VlasiosTsiatsis, Catherine Mulligan, Stamatis, Karnouskos, Stefan Avesand. David Boyle and Elsevier, 2014. |
| 3. Architecting the Internet of Things, Dieter Uckelmann, Mark Harrison, Michahelles and Florian (Eds), Springer, 2011.  |



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	VLSI SIGNAL PROCESSING	L	T	P	C
21D57204c	Program Elective – IV	3	0	0	3
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To study the existing architectures suitable for VLSI.</li> <li>• To understand the concepts of folding and unfolding algorithms and applications.</li> <li>• To design new architectures suitable for VLSI.</li> <li>• To implement fast convolution algorithms.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Study the existing architectures suitable for VLSI.</li> <li>• Understand the concepts of folding and unfolding algorithms and applications.</li> <li>• Design new architectures suitable for VLSI.</li> <li>• Implement fast convolution algorithms.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Introduction to DSP:</b> Typical DSP algorithms, DSP algorithms benefits, Representation of DSP algorithms Pipelining and Parallel Processing Introduction, Pipelining of FIR Digital filters, Parallel Processing, Pipelining and Parallel Processing for Low Power Retiming Introduction, Definitions and Properties, Solving System of Inequalities, Retiming Techniques					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Folding and Unfolding:</b> Folding- Introduction, Folding Transform, Register minimization Techniques, Register minimization in folded architectures, folding of Multirate systems Unfolding- Introduction, An Algorithm for Unfolding, Properties of Unfolding, critical Path, Unfolding and Retiming, Applications of Unfolding.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Systolic Architecture Design:</b> Introduction, Systolic Array Design Methodology, FIR Systolic Arrays, Selection of Scheduling Vector, Matrix Multiplication and 2D Systolic Array Design, Systolic Design for Space Representations contain Delays.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Fast Convolution:</b> Introduction – Cook - Toom Algorithm – Winograd algorithm – Iterated Convolution – Cyclic Convolution – Design of Fast Convolution algorithm by Inspection					
<b>UNIT - V</b>		Lecture Hrs:			
<b>Low Power Design:</b> Digital lattice filter structures, bit level arithmetic, architecture, redundant arithmetic. Numerical strength reduction, synchronous, wave and asynchronous pipe lines, Scaling Vs Power Consumption, Power Analysis, Power Reduction techniques, Power Estimation Approaches					
<b>Textbooks:</b>					
1. Keshab K. Parthi, VLSI Digital Signal Processing- System Design and Implementation, Wiley Inter Science, 1998.					
2. Kung S. Y, H. J. While House, T. Kailath, VLSI and Modern Signal processing, Prentice Hall, 1985.					
<b>Reference Books</b>					
1. Jose E. France, Yannis Tsividis, Design of Analog – Digital VLSI Circuits for Telecommunications and Signal Processing, Prentice Hall, 1994.					
2. Mediseti V. K, VLSI Digital Signal Processing, IEEE Press (NY), 1995					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	CMOS MIXED SIGNAL IC DESIGN LAB	L	T	P	C
<b>21D57205</b>		<b>0</b>	<b>0</b>	<b>4</b>	<b>2</b>
	<b>Semester</b>	<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To design and simulate op-amp for given specifications</li> <li>• To design and simulate data converter for given specifications</li> <li>• To design and simulate PLL and VCO for given specifications</li> <li>• To understand the Significance of Pre-Layout Simulation and Post-Layout Simulation.</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>• Design and simulate op-amp for given specifications</li> <li>• Design and simulate data converter for given specifications</li> <li>• Design and simulate PLL and VCO for given specifications</li> <li>• Understand the Significance of Pre-Layout Simulation and Post-Layout Simulation.</li> </ul>					
<b>List of Experiments:</b>					
<p>The students are required to design and implement the Circuit and Layout of the following Experiments using CMOS 130nm Technology.</p> <p><b>Cycle 1:</b></p> <ol style="list-style-type: none"> <li>1) Fully compensated op-amp with resistor and miller compensation</li> <li>2) High speed comparator design               <ol style="list-style-type: none"> <li>a. Two stage cross coupled clamped comparator</li> <li>b. Strobed Flip-flop</li> </ol> </li> <li>3) Data converter</li> </ol> <p><b>Cycle 2:</b></p> <ol style="list-style-type: none"> <li>1) Switched capacitor circuits               <ol style="list-style-type: none"> <li>a. Parasitic sensitive integrator</li> <li>b. Parasitic insensitive integrator</li> </ol> </li> <li>2) Design of PLL</li> <li>3) Design of VCO</li> <li>4) Band gap reference circuit</li> <li>5) Layouts of All the circuits Designed and Simulated</li> </ol> <p><b>Software:</b> Mentor Graphics/ Cadence/ Tanner/Industry Equivalent Standard Software Tools</p> <p><b>Hardware:</b> Personal Computer with necessary peripherals, configuration and operating System.</p> <p><b>References:</b></p> <ol style="list-style-type: none"> <li>1. David A Johns, Ken Martin, Analog Integrated Circuit Design, Wiley, 2008.</li> <li>2. R. Gregorian and G.C Ternes, Analog MOS Integrated Circuits for Signal Processing, Wiley,1986.</li> <li>3. Roubik Gregorian, Introduction to CMOS OpAmp and Comparators, Wiley, 1999.</li> <li>4. Alan Hastlings, The art of Analog Layout, Wiley, 2005.</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	PHYSICAL DESIGN AUTOMATION LAB	L	T	P	C
21D57206		0	0	4	2
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To learn the implementation of different Physical Design Automation algorithms</li> <li>• To implement different graph algorithms</li> <li>• To implement different partitioning algorithms</li> <li>• To implement different floor planning algorithms</li> <li>• To implement different routing algorithms</li> </ul>					
<b>Course Outcomes (CO):</b>					
<ul style="list-style-type: none"> <li>• Learn the implementation of different Physical Design Automation algorithms</li> <li>• Implement different graph algorithms</li> <li>• Implement different partitioning algorithms</li> <li>• Implement different floor planning algorithms</li> <li>• Implement different routing algorithms</li> </ul>					
<b>List of Experiments:</b>					
<b>Cycle 1:</b>					
1) Graph algorithms					
a) Graph search algorithms					
i. Depth first search					
ii. Breadth first search					
b) Spanning tree algorithm					
i. Kruskal's algorithm					
c) Shortest path algorithm					
i. Dijkstra algorithm					
ii. Floyd- Warshall algorithm					
d) Steiner tree algorithm					
2) Computational geometry algorithm					
a) Line sweep method					
b) Extended line sweep method					
<b>Cycle 2:</b>					
3) Partitioning algorithms					
a) Group migration algorithms					
I. Kernighan –Lin algorithm					
II. Extensions of Kernighan-Lin algorithm					
i) Fiduccias –Mattheyses algorithm					
ii) Goldberg and Burstein algorithm					
b) Simulated annealing and evolution algorithms					
i. Simulated annealing algorithm					
ii. Simulated evolution algorithm					
III) Metric allocation method					
4) Floor planning algorithms					
i) Constraint based methods					
ii) Integer programming based methods					
iii) Rectangular dualization based methods					
iv) Hierarchical tree based methods					





**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

- v) Simulated evolution algorithms
- vi) Time driven Floor planning algorithms
  
- 5) Routing algorithms
  - I) Two terminal algorithms
    - a) Maze routing algorithms
      - i) Lee's algorithm
      - ii) Soukup's algorithm
      - iii) Hadlock algorithm
    - b) Line-Probe algorithm
    - c) Shortest path based algorithm
  - II) Multi terminal algorithm
    - a) Steiner tree based algorithm
      - i) SMST algorithm
      - ii) Z-RST algorithm

**Software required:** C/C++ Programming Language /Relevant software

**Text Books:**

- 1) Naveed Shervani, Algorithms for Physical Design Automation, 3rd Edition, Kluwer Academic,1998.
- 2) Charles J Alpert, Dinesh P Mehta, Sachin S. Sapatnekar, Handbook of Algorithms for Physical Design Automation, CRC Press,2008.



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	BICMOS TECHNOLOGY AND APPLICATIONS	L	T	P	C
21D57301a	Program Elective – V	3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To demonstrate in-depth knowledge in BiCMOS Technology.</li> <li>• To analyze complex engineering problems critically for conducting research in BiCMOS Technology.</li> <li>• To solve engineering problems with wide range of solutions in Radio Frequency Integrated circuits.</li> <li>• To realize different digital circuits using BiCMOS Technology</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Demonstrate in-depth knowledge in BiCMOS Technology.</li> <li>• Analyze complex engineering problems critically for conducting research in BiCMOS Technology.</li> <li>• Solve engineering problems with wide range of solutions in Radio Frequency Integrated circuits.</li> <li>• Realize different digital circuits using BiCMOS Technology</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>BiCMOS Process Technology:</b> CMOS Process Technology, Bipolar Process Technology, Isolation in CMOS and Bipolar Technologies, BiCMOS Technology, BiCMOS Design Rules.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Device Design Considerations:</b> Design Considerations for MOSFET's, Design Considerations for Bipolar Transistors, BiCMOS Device Design Considerations.					
<b>BiCMOS Device Scaling:</b> MOS Device Scaling, Bipolar Device Scaling.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Device Modeling:</b> Modeling of the MOS Transistor: MOSFET Structure and Operation, SPICE Models of the MOS Transistor, Analytical Model for Short-Channel MOS Devices. Modeling of the Bipolar Transistor: BJT Structure and Operation, Ebers-Moll Model, Bipolar Models in SPICE.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>BiCMOS Digital Integrated Circuits:</b> BiMOS Totem-Pole Inverter: DC Characteristics, Transient Analysis, Delay Dependence on the Device Parameters, BiCMOS Circuit Design, Comparing CMOS and BiCMOS Inverters Speed, BiCMOS Gates.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>BiCMOS Digital Circuit Applications:</b> Adders, Multiplier, Random Access Memory, Programmable Logic Arrays, BiCMOS Logic Cells, BiCMOS Gate Arrays.					
<b>Textbooks:</b>					
1. Sherif H.K. Embabi, Abdellatif Bellaouar & Mohamed I. Elmasry "Digital BiCMOS Integrated Circuit Design" Springer Science+ Business Media, LLC.					
2. A L ALVAREZ, BiCMOS Technology & Applications, Kluwer Academic Publishers.					
<b>Reference Books:</b>					
1. Kiat-Seng yeo, Samir S. Rofail, Wang-Ling Goh, CMOS/BiCMOS ULSI, Pearson Education.					
2. James C. Daly, Denis P. Galipeau, Analog BiCMOS Design: Practices & Pitfalls, CRC Press					
3. Klaas Jan de Langen, Johan Huijsing, Compact Low-Voltage and High-Speed CMOS, BiCMOS and Bipolar Operational Amplifiers, Springer Science					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	OPTIMIZATION TECHNIQUES AND APPLICATIONS	L	T	P	C
21D57301b	IN VLSI DESIGN (Program Elective – V)	3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To understand basics of statistical modeling</li> <li>• To analyze performance of CMOS circuits with respect to power, area and speed</li> <li>• To acquire complete knowledge regarding the various algorithms used for optimization of power and area</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand basics of statistical modeling</li> <li>• Analyze performance of CMOS circuits with respect to power, area and speed</li> <li>• Acquire complete knowledge regarding the various algorithms used for optimization of power and area</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
<b>Statistical Modeling:</b> Modeling sources of variations, Monte Carlo techniques, Process variation modeling-Pelgrom's model, Principle component based modeling, Quad tree based modeling, Performance modeling- Response surface methodology, delay modeling, interconnect delay models.					
<b>UNIT - II</b>		Lecture Hrs:			
<b>Statistical Performance, Power and Yield Analysis:</b> Statistical timing analysis, parameter space techniques, Bayesian networks Leakage models, High level statistical analysis, Gate level statistical analysis, dynamic power, leakage power, temperature and power supply variations, High level yield estimation and gate level yield estimation.					
<b>UNIT - III</b>		Lecture Hrs:			
<b>Convex Optimization:</b> Convex sets, convex functions, geometric programming, trade-off and sensitivity analysis, Generalized geometric programming, geometric programming applied to digital circuit gate sizing, Floorplanning, wiresizing, Approximation and fitting-Monomial fitting, Maxmonomial fitting, Polynomial fitting.					
<b>UNIT - IV</b>		Lecture Hrs:			
<b>Genetic Algorithm:</b> Introduction, GA Technology-Steady State Algorithm-Fitness Scaling-Inversion GA for VLSI Design, Layout and Test automation- partitioning-automatic placement, routing technology, mapping for FPGA-Automatic test generation-Partitioning algorithm Taxonomy-Multi-way Partitioning Hybrid genetic-encoding-local improvement-WDFR Comparison of CAS-Standard cell placement GASP algorithm-unified algorithm.					
<b>UNIT - V</b>		Lecture Hrs:			
<b>GA Routing Procedures and Power Estimation:</b> Global routing-FPGA technology mapping-circuit generation-test generation in a GA frame work-test generation procedures, Power estimation-application of GA Standard cell placement – GA for ATG-problem encoding-fitness function-GA Vs Conventional algorithm.					
<b>Textbooks:</b>					
1.Statistical Analysis and Optimization for VLSI: Timing and Power –Ashish Srivastava, Dennis Sylvester, David Blaauw, Springer, 2005.					
2. Genetic Algorithm for VLSI Design, Layout and Test Automation -Pinaki Mazumder, E.Mrudnick, Prentice Hall, 1998.					
<b>Reference Books:</b>					
1.Convex Optimization- Stephen Boyd, Lieven Vandenberghe, Cambridge University Press, 2004					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	SoC ARCHITECTURE	L	T	P	C
21D06203a	Program Elective – V	3	0	0	3
	<b>Semester</b>	<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>To understand the basics related to SoC architecture and different approaches related to SoC Design.</li> <li>To select an appropriate robust processor for SoC Design</li> <li>To select an appropriate memory for SoC Design.</li> <li>To realize real time case studies</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Understand the basics related to SoC architecture and different approaches related to SoC Design.</li> <li>Select an appropriated robust processor for SoC Design</li> <li>Select an appropriate memory for SoC Design.</li> <li>Realize real time case studies</li> </ul>					
<b>UNIT - I</b>		<b>Lecture Hrs:</b>			
<b>Introduction to the System Approach:</b> System Architecture, Components of the system, Hardware & Software, Processor Architectures, Memory & Addressing. System level interconnection, An approach for SOC Design, System Architecture and Complexity.					
<b>UNIT - II</b>		<b>Lecture Hrs:</b>			
<b>Processors:</b> Introduction, Processor Selection for SOC, Basic concepts in Processor Architecture, Basic concepts in Processor Microarchitecture, Basic elements in Instruction handling. Buffers: minimizing Pipeline Delays, Branches, More Robust Processors, Vector Processors and Vector Instruction extensions, VLIW Processors, Superscalar Processors					
<b>UNIT - III</b>		<b>Lecture Hrs:</b>			
<b>Memory Design for SOC:</b> Overview: SOC external memory, SOC Internal Memory, Size, Scratchpads and Cache memory, Cache Organization, Cache data, Write Policies, Strategies for line replacement at miss time, Other Types of Cache, Split – I, and D – Caches, Multilevel Caches, SOC Memory System, Models of Simple Processor – memory interaction.					
<b>UNIT - IV</b>		<b>Lecture Hrs:</b>			
<b>Interconnect, Customization and Configurability:</b> Interconnect Architectures, Bus: Basic Architectures, SOC Standard Buses , Analytic Bus Models, Using the Bus model, Effects of Bus transactions and contention time. <b>SOC Customization:</b> An overview, Customizing Instruction Processor, Reconfigurable Technologies, Mapping design onto Reconfigurable devices, Instance- Specific design, Customizable Soft Processor, Reconfiguration - overhead analysis and trade-off analysis on reconfigurable Parallelism.					
<b>UNIT - V</b>		<b>Lecture Hrs:</b>			
<b>Application Studies / Case Studies:</b> SOC Design approach; AES-algorithms, Design and evaluation; Image compression–JPEG compression.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>Computer System Design System-on-Chip - Michael J. Flynn and Wayne Luk, Wiely India Pvt. Ltd.</li> <li>ARM System on Chip Architecture – Steve Furber, 2ndEdition, 2000, Addison Wesley Professional.</li> </ol>					
<b>Reference Books:</b>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

1. Design of System on a Chip: Devices and Components – Ricardo Reis, 1st Ed., 2004, Springer
2. Co-Verification of Hardware and Software for ARM System on Chip Design (Embedded Technology) – Jason Andrews – Newnes, BK and CDROM.
3. System on Chip Verification – Methodologies and Techniques – Prakash Rashinkar, Peter Paterson and Leena Singh L, 2001, Kluwer Academic Publishers



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

# **AUDIT COURSE-I**



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	ENGLISH FOR RESEARCH PAPER WRITING	L	T	P	C
21DAC101a		2	0	0	0
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• Understand the essentials of writing skills and their level of readability</li> <li>• Learn about what to write in each section</li> <li>• Ensure qualitative presentation with linguistic accuracy</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understand the significance of writing skills and the level of readability</li> <li>• Analyze and write title, abstract, different sections in research paper</li> <li>• Develop the skills needed while writing a research paper</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:10			
1 Overview of a Research Paper- Planning and Preparation- Word Order- Useful Phrases - Breaking up Long Sentences-Structuring Paragraphs and Sentences-Being Concise and Removing Redundancy -Avoiding Ambiguity					
<b>UNIT - II</b>		Lecture Hrs:10			
Essential Components of a Research Paper- Abstracts- Building Hypothesis-Research Problem - Highlight Findings- Hedging and Criticizing, Paraphrasing and Plagiarism, Cauterization					
<b>UNIT - III</b>		Lecture Hrs:10			
Introducing Review of the Literature – Methodology - Analysis of the Data-Findings - Discussion- Conclusions-Recommendations.					
<b>UNIT - IV</b>		Lecture Hrs:9			
Key skills needed for writing a Title, Abstract, and Introduction					
<b>UNIT - V</b>		Lecture Hrs:9			
Appropriate language to formulate Methodology, incorporate Results, put forth Arguments and draw Conclusions					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>1. Goldbort R (2006) Writing for Science, Yale University Press (available on Google Books) Model Curriculum of Engineering &amp; Technology PG Courses [Volume-I]</li> <li>2. Day R (2006) How to Write and Publish a Scientific Paper, Cambridge University Press</li> <li>3. Highman N (1998), Handbook of Writing for the Mathematical Sciences, SIAM. Highman'sbook</li> <li>4. Adrian Wallwork , English for Writing Research Papers, Springer New York Dordrecht Heidelberg London, 2011</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	DISASTER MANAGEMENT	L	T	P	C
21DAC101b			2	0	0
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• Learn to demonstrate critical understanding of key concepts in disaster risk reduction and humanitarian response.</li> <li>• Critically evaluatedisasterriskreduction and humanitarian response policy and practice from Multiple perspectives.</li> <li>• Developanunderstandingofstandards ofhumanitarianresponseandpracticalrelevanceinspecific types of disasters and conflict situations</li> <li>• Criticallyunderstandthestrengthsandweaknessesofdisastermanagementapproaches,planningand programming in different countries, particularly their home country or the countries they work in</li> </ul>					
<b>UNIT - I</b>					
<p><b>Introduction:</b> Disaster:Definition,FactorsandSignificance;DifferenceBetweenHazardandDisaster;Naturaland Manmade Disasters: Difference, Nature, Types and Magnitude.</p> <p><b>Disaster Prone Areas in India:</b> Study of Seismic Zones; Areas Prone to Floods and Droughts, Landslides and Avalanches; Areas Prone to Cyclonic and Coastal Hazards with Special Reference to Tsunami; Post- Disaster Diseases and Epidemics</p>					
<b>UNIT - II</b>					
<p><b>Repercussions of Disasters and Hazards:</b> Economic Damage, Loss of Human and Animal Life, Destruction of Ecosystem. Natural Disasters: Earthquakes,Volcanisms,Cyclones,Tsunamis,Floods,DroughtsandFamines,Landslides and Avalanches, Man-made disaster: Nuclear Reactor Meltdown, Industrial Accidents, Oil Slicks and Spills, Outbreaks of Disease and Epidemics, War and Conflicts.</p>					
<b>UNIT - III</b>					
<p><b>Disaster Preparedness and Management:</b> Preparedness: Monitoring of Phenomena Triggering ADisasteror Hazard; Evaluation of Risk: Application of Remote Sensing, Data from Meteorological and Other Agencies, Media Reports: Governmental and Community Preparedness.</p>					
<b>UNIT - IV</b>					
<p><b>Risk Assessment Disaster Risk:</b> Concept and Elements, Disaster Risk Reduction, Global and National Disaster Risk Situation. TechniquesofRiskAssessment,GlobalCo-OperationinRiskAssessmentand Warning, People’s Participation in Risk Assessment. Strategies for Survival.</p>					
<b>UNIT - V</b>					
<p><b>Disaster Mitigation:</b> Meaning,ConceptandStrategiesofDisasterMitigation,EmergingTrendsInMitigation.Structural Mitigationand Non-Structural Mitigation, Programs of Disaster Mitigation in India.</p>					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>1. R.Nishith,SinghAK,“DisasterManagementinIndia:Perspectives,issuesandstrategies</li> <li>2. “New Royal book</li> </ol>					





**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

- |   |
|---|
| <p>Company..Sahni,PardeepEt.Al.(Eds.),”DisasterMitigationExperiencesAndReflections”,PrenticeHall OfIndia, New Delhi.</p> <p>3. GoelS.L.,DisasterAdministrationAndManagementTextAndCaseStudies”,Deep&amp;Deep Publication Pvt. Ltd., New Delhi</p> |
|---|



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	SANSKRITFOR TECHNICAL KNOWLEDGE	L	T	P	C
21DAC101c		2	0	0	0
<b>Semester</b>		<b>I</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• To get a working knowledge in illustrious Sanskrit, the scientific language in the world</li> <li>• Learning of Sanskrit to improve brain functioning</li> <li>• LearningofSanskrittodevelopthelogicinmathematics,science&amp;othersubjects enhancing the memory power</li> <li>• The engineering scholars equipped with Sanskrit will be able to explore the huge</li> <li>• Knowledge from ancientliterature</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Understanding basic Sanskrit language</li> <li>• Ancient Sanskrit literature about science &amp;technology can be understood</li> <li>• Being a logical language will help to develop logic in students</li> </ul>					
<b>UNIT - I</b>					
Alphabets in Sanskrit,					
<b>UNIT - II</b>					
Past/Present/Future Tense, Simple Sentences					
<b>UNIT - III</b>					
Order, Introduction of roots					
<b>UNIT - IV</b>					
Technical information about Sanskrit Literature					
<b>UNIT - V</b>					
Technical concepts of Engineering-Electrical, Mechanical, Architecture, Mathematics					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>1.“Abhyaspustakam” –Dr.Vishwas, Sanskrit-Bharti Publication, New Delhi</li> <li>2.“Teach Yourself Sanskrit” Prathama Deeksha- VempatiKutumbshastri, RashtriyaSanskrit Sansthanam, New Delhi Publication</li> <li>3.“India’s Glorious ScientificTradition” Suresh Soni, Ocean books (P) Ltd.,New Delhi</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

# **AUDIT COURSE-II**



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	PEDAGOGY STUDIES	L	T	P	C
21DAC201a		2	0	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• Review existing evidence on the review topic to inform programmed design and policy making undertaken by the DfID, other agencies and researchers.</li> <li>• Identify critical evidence gaps to guide the development.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
Students will be able to understand: <ul style="list-style-type: none"> <li>• What pedagogical practices are being used by teachers in formal and informal classrooms in developing countries?</li> <li>• What is the evidence on the effectiveness of these pedagogical practices, in what conditions, and with what population of learners?</li> <li>• How can teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy?</li> </ul>					
<b>UNIT - I</b>					
<b>Introduction and Methodology:</b> Aims and rationale, Policy back ground, Conceptual frame work and terminology Theories of learning, Curriculum, Teacher education. Conceptual framework, Research questions. Overview of methodology and Searching.					
<b>UNIT - II</b>					
<b>Thematic overview:</b> Pedagogical practices are being used by teachers in formal and informal classrooms in developing countries. Curriculum, Teacher education.					
<b>UNIT - III</b>					
Evidence on the effectiveness of pedagogical practices, Methodology for the in depth stage: quality assessment of included studies. How can teacher education (curriculum and practicum) and the school curriculum and guidance materials best support effective pedagogy? Theory of change. Strength and nature of the body of evidence for effective pedagogical practices. Pedagogic theory and pedagogical approaches. Teachers' attitudes and beliefs and Pedagogic strategies.					
<b>UNIT - IV</b>					
<b>Professional development:</b> alignment with classroom practices and follow-up support, Peer support, Support from the head teacher and the community. Curriculum and assessment, Barrier to learning: limited resources and large class sizes					
<b>UNIT - V</b>					
<b>Research gaps and future directions:</b> Research design, Contexts, Pedagogy, Teacher education, Curriculum and assessment, Dissemination and research impact.					
<b>Suggested Reading</b>					
<ol style="list-style-type: none"> <li>1. Ackers J, Hardman F (2001) Classroom interaction in Kenyan primary schools, Compare, 31 (2): 245-261.</li> <li>2. Agrawal M (2004) Curricular reform in schools: The importance of evaluation, Journal of Curriculum Studies, 36 (3): 361-379.</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

4. AkyeampongK(2003) Teacher training in Ghana - does it count? Multi-site teachereducation research project (MUSTER) country report 1. London: DFID.
5. Akyeampong K, LussierK, PryorJ, Westbrook J (2013)Improving teaching and learning of basic maths and reading in Africa: Does teacherpreparation count?International Journal Educational Development, 33 (3): 272–282.
6. Alexander RJ(2001) Culture and pedagogy: International comparisons in primary education. Oxford and Boston: Blackwell.  
Chavan M (2003)ReadIndia: A mass scale, rapid, ‘learning to read’campaign.
7. [www.pratham.org/images/resource%20working%20paper%202.pdf](http://www.pratham.org/images/resource%20working%20paper%202.pdf).



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	STRESSMANAGEMENT BY YOGA	L	T	P	C
21DAC201b			2	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• To achieve overall health of body and mind</li> <li>• To overcome stress</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Develop healthy mind in a healthy body thus improving social health also</li> <li>• Improve efficiency</li> </ul>					
<b>UNIT - I</b>					
Definitions of Eight parts of yog.(Ashtanga)					
<b>UNIT - II</b>					
Yam and Niyam.					
<b>UNIT - III</b>					
Do's and Don't's in life.					
i) Ahimsa, satya, asthaya, bramhacharya and aparigraha Shaucha, santosh, tapa, swadhyay, ishwarpranidhan					
<b>UNIT - IV</b>					
Asan and Pranayam					
<b>UNIT - V</b>					
i) Various yoga poses and their benefits for mind & body ii) Regularization of breathing techniques and its effects-Types of pranayam					
<b>Suggested Reading</b>					
1. 'Yogic Asanas for Group Training-Part-I': Janardan Swami Yogabhyasi Mandal, Nagpur 2. 'Rajayoga or conquering the Internal Nature' by Swami Vivekananda, Advaita Ashrama (Publication Department), Kolkata					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	PERSONALITY DEVELOPMENT THROUGH LIFE ENLIGHTENMENT SKILLS	L	T	P	C
21DAC201c		2	0	0	0
<b>Semester</b>		<b>II</b>			
<b>Course Objectives:</b> This course will enable students:					
<ul style="list-style-type: none"> <li>• To learn to achieve the highest goal happily</li> <li>• To become a person with stable mind, pleasing personality and determination</li> <li>• To awaken wisdom in students</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• Study of Shrimad-Bhagwad-Geeta will help the student in developing his personality and achieve the highest goal in life</li> <li>• The person who has studied Geeta will lead the nation and mankind to peace and prosperity</li> <li>• Study of Neetishatakam will help in developing versatile personality of students</li> </ul>					
<b>UNIT - I</b>					
Neetisatakam- Holistic development of personality Verses-19,20,21,22(wisdom) Verses-29,31,32(pride & heroism) Verses-26,28,63,65(virtue)					
<b>UNIT - II</b>					
Neetisatakam- Holistic development of personality Verses-52,53,59(dont's) Verses-71,73,75,78(do's)					
<b>UNIT - III</b>					
Approach to day to day work and duties. Shrimad Bhagwad Geeta: Chapter 2- Verses 41,47,48, Chapter 3- Verses 13,21,27,35, Chapter 6- Verses 5,13,17,23,35, Chapter 18- Verses 45,46,48.					
<b>UNIT - IV</b>					
Statements of basic knowledge. Shrimad Bhagwad Geeta: Chapter 2- Verses 56,62,68 Chapter 12 - Verses 13,14,15,16,17,18 Personality of Role model. Shrimad Bhagwad Geeta:					
<b>UNIT - V</b>					
Chapter 2- Verses 17, Chapter 3- Verses 36,37,42, Chapter 4- Verses 18,38,39 Chapter 18- Verses 37,38,63					
<b>Suggested Reading</b>					
1. "Srimad Bhagavad Gita" by Swami Swarupananda Advaita Ashram (Publication Department), Kolkata 2. Bhartrihari's Three Satakam (Niti-sringar-vairagya) by P. Gopinath, Rashtriya Sanskrit Sansthanam, New Delhi.					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

# **OPEN ELECTIVE**





**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	INDUSTRIAL SAFETY	L	T	P	C
21DOE301b		3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• To know about Industrial safety programs and toxicology, Industrial laws , regulations and source models</li> <li>• To understand about fire and explosion, preventive methods, relief and its sizing methods</li> <li>• To analyse industrial hazards and its risk assessment.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• To list out important legislations related to health, Safety and Environment.</li> <li>• To list out requirements mentioned in factories act for the prevention of accidents.</li> <li>• To understand the health and welfare provisions given in factories act.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
Industrial safety: Accident, causes, types, results and control, mechanical and electrical hazards, types, causes and preventive steps/procedure, describe salient points of factories act 1948 for health and safety, wash rooms, drinking water layouts, light, cleanliness, fire, guarding, pressure vessels, etc, Safety color codes. Fire prevention and firefighting, equipment and methods.					
<b>UNIT - II</b>		Lecture Hrs:			
Fundamentals of maintenance engineering: Definition and aim of maintenance engineering, Primary and secondary functions and responsibility of maintenance department, Types of maintenance, Types and applications of tools used for maintenance, Maintenance cost & its relation with replacement economy, Service life of equipment.					
<b>UNIT - III</b>		Lecture Hrs:			
Wear and Corrosion and their prevention: Wear- types, causes, effects, wear reduction methods, lubricants- types and applications, Lubrication methods, general sketch, working and applications, i. Screw down grease cup, ii. Pressure grease gun, iii. Splash lubrication, iv. Gravity lubrication, v. Wick feed lubrication vi. Side feed lubrication, vii. Ring lubrication, Definition, principle and factors affecting the corrosion. Types of corrosion, corrosion prevention methods.					
<b>UNIT - IV</b>		Lecture Hrs:			
Fault tracing: Fault tracing-concept and importance, decision tree concept, need and applications, sequence of fault finding activities, show as decision tree, draw decision tree for problems in machine tools, hydraulic, pneumatic, automotive, thermal and electrical equipment's like, I. Any one machine tool, ii. Pump iii. Air compressor, iv. Internal combustion engine, v. Boiler, vi. Electrical motors, Types of faults in machine tools and their general causes.					
<b>UNIT - V</b>		Lecture Hrs:			
Periodic and preventive maintenance: Periodic inspection-concept and need, degreasing, cleaning and repairing schemes, overhauling of mechanical components, overhauling of electrical motor, common troubles and remedies of electric motor, repair complexities and its use, definition, need, steps and advantages of preventive maintenance. Steps/procedure for periodic and preventive maintenance of: I. Machine tools, ii. Pumps, iii. Air compressors, iv. Diesel generating (DG) sets, Program and schedule of preventive maintenance of mechanical and electrical equipment, advantages of preventive maintenance. Repair cycle concept and importance					
<b>Textbooks:</b>					
1. Maintenance Engineering Handbook, Higgins & Morrow, Da Information Services. 2. Maintenance Engineering, H. P. Garg, S. Chand and Company.					
<b>Reference Books:</b>					
1. Pump-hydraulic Compressors, Audels, Mcgrew Hill Publication. 2. Foundation Engineering Handbook, Winterkorn, Hans, Chapman & Hall London.					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**

(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	BUSINESS ANALYTICS	L	T	P	C
21DOE301c		3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>The main objective of this course is to give the student a comprehensive understanding of business analytics methods.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>Students will demonstrate knowledge of data analytics.</li> <li>Students will demonstrate the ability of think critically in making decisions based on data and deep analytics.</li> <li>Students will demonstrate the ability to use technical skills in predicative and prescriptive modeling to support business decision-making.</li> <li>Students will demonstrate the ability to translate data into clear, actionable insights.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:			
Business Analysis: Overview of Business Analysis, Overview of Requirements, Role of the Business Analyst. Stakeholders: the project team, management, and the front line, Handling Stakeholder Conflicts.					
<b>UNIT - II</b>		Lecture Hrs:			
Life Cycles: Systems Development Life Cycles, Project Life Cycles, Product Life Cycles, Requirement Life Cycles.					
<b>UNIT - III</b>		Lecture Hrs:			
Forming Requirements: Overview of Requirements, Attributes of Good Requirements, Types of Requirements, Requirement Sources, Gathering Requirements from Stakeholders, Common Requirements Documents. Transforming Requirements: Stakeholder Needs Analysis, Decomposition Analysis, Additive/Subtractive Analysis, Gap Analysis, Notations (UML & BPMN), Flowcharts, Swim Lane Flowcharts, Entity-Relationship Diagrams, State-Transition Diagrams, Data Flow Diagrams, Use Case Modeling, Business Process Modeling					
<b>UNIT - IV</b>		Lecture Hrs:			
Finalizing Requirements: Presenting Requirements, Socializing Requirements and Gaining Acceptance, Prioritizing Requirements. Managing Requirements Assets: Change Control, Requirements Tools					
<b>UNIT - V</b>		Lecture Hrs:			
Recent Trands in: Embedded and colleborative business intelligence, Visual data recovery, Data Storytelling and Data Journalism.					
<b>Textbooks:</b>					
1. Business Analysis by James Cadle et al. 2. Project Management: The Managerial Process by Erik Larson and, Clifford Gray					
<b>Reference Books:</b>					
1. Business analytics Principles, Concepts, and Applications by Marc J. Schniederjans, Dara G. Schniederjans, Christopher M. Starkey, Pearson FT Press. 2. Business Analytics by James Evans, persons Education.					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
**ANANTHAPURAMU – 515 002 (A.P) INDIA**

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

Course Code	WASTE TO ENERGY	L	T	P	C
21DOE301e		3	0	0	3
<b>Semester</b>		<b>III</b>			
<b>Course Objectives:</b>					
<ul style="list-style-type: none"> <li>• Introduce and explain energy from waste, classification and devices to convert waste to energy.</li> <li>• To impart knowledge on biomass pyrolysis, gasification, combustion and conversion process.</li> <li>• To educate on biogas properties ,bio energy system, biomass resources and their classification and biomass energy programme in India.</li> </ul>					
<b>Course Outcomes (CO):</b> Student will be able to					
<ul style="list-style-type: none"> <li>• To know about overview of Energy to waste and classification of waste.</li> <li>• To acquire knowledge on bio mass pyrolysis, gasification, combustion and conversion process in detail.</li> <li>• To gain knowledge on properties of biogas, biomass resources and programmes to convert waste to energy in India.</li> </ul>					
<b>UNIT - I</b>		Lecture Hrs:10			
Introduction to Energy from Waste: Classification of waste as fuel – Agro based, Forest residue, Industrial waste - MSW – Conversion devices – Incinerators, gasifiers, digestors					
<b>UNIT - II</b>		Lecture Hrs:10			
Biomass Pyrolysis: Pyrolysis – Types, slow fast – Manufacture of charcoal – Methods - Yields and application – Manufacture of pyrolytic oils and gases, yields and applications.					
<b>UNIT - III</b>		Lecture Hrs:12			
Biomass Gasification: Gasifiers – Fixed bed system – Downdraft and updraft gasifiers – Fluidized bed gasifiers – Design, construction and operation – Gasifier burner arrangement for thermal heating – Gasifier engine arrangement and electrical power – Equilibrium and kinetic consideration in gasifier operation					
<b>UNIT - IV</b>		Lecture Hrs:12			
Biomass Combustion: Biomass stoves – Improved chullahs, types, some exotic designs, Fixed bed combustors, Types, inclined grate combustors, Fluidized bed combustors, Design, construction and operation - Operation of all the above biomass combustors.					
<b>UNIT - V</b>		Lecture Hrs:10			
Biogas: Properties of biogas (Calorific value and composition) - Biogas plant technology and status - Bio energy system - Design and constructional features - Biomass resources and their classification - Biomass conversion processes - Thermo chemical conversion - Direct combustion - biomass gasification- pyrolysis and liquefaction - biochemical conversion - anaerobic digestion - Types of biogas Plants – Applications - Alcohol production from biomass - Bio diesel production - Urban waste to energy conversion - Biomass energy programme in India.					
<b>Textbooks:</b>					
<ol style="list-style-type: none"> <li>1. Non Conventional Energy, Desai, Ashok V., Wiley Eastern Ltd., 2018</li> <li>2. Biogas Technology - A Practical Hand Book - Khandelwal, K. C. and Mahdi, S. S., TMH, 2017</li> </ol>					
<b>Reference Books:</b>					
<ol style="list-style-type: none"> <li>1. Food, Feed and Fuel from Biomass, Challal, D. S., IBH Publishing Co. Pvt. Ltd., 1991.</li> <li>2. Biomass Conversion and Technology, C. Y. WereKo-Brobby and E. B. Hagan, John Wiley</li> </ol>					



**JAWAHARLAL NEHRU TECHNOLOGICAL UNIVERSITY ANANTAPUR**  
(Established by Govt. of A.P., ACT No.30 of 2008)  
ANANTHAPURAMU – 515 002 (A.P) INDIA

**M.TECH. IN VLSI/VLSI DESIGN/VLSI SYSTEM DESIGN**

**COMMON COURSE STRUCTURE & SYLLABI**

& Sons, 1996

**Online Learning Resources:**

<https://nptel.ac.in/noc/courses/noc19/SEM1/noc19-ch13/>

<https://www.youtube.com/watch?v=x2KmjbcvKtk>