Introduction To Microprocessors:

Historical background -

Evolution of microprocessors up to 64-bit
Architecture of 8086 microprocessor

Special function of general purpose registers

8086 flag registers of functions of 8086 flags

Addressing modes of 8086

Instruction set of 8086

Assembler directives

pin diagram 8086

Minimum mode and Movimum mode of operation, Timing diagrams

Clsc and ARM processors.

Introduction to Microprocessors

Microparocessols:-

A microporocessor is a multipurpose, porogrammable, clock driven, oregister based electronic device that reads binary instructions from a stolage device called memory accepts binary data as input a processes data according to those instructions a provides results as output.

The microprocess of is an electronic chip that functions as the central processing unit (cpu) of a computer. In other words, the microprocessor is the heart of any computer system.

The microprocessor System consists of these functional blocks.

Central processing unit (cpu), input & output units, &

memory units as shown in the fig.


an Alithmetic & logic units and segisters, an Alithmetic & logic units.

The Cpu contains several registers, an Arthmetic & logic unit (ALU), a a contrad unit. The function of ALU, is to perform.

(ALU), a a contrad unit. The function of ALU, is to perform.

an arithmetic & logical operations. The contrad unit translates the instructions & executes the desired task.

The instructions & executes the desired task.



Input & output devices: -

Input's output devices permit the user to ged data to the computer & retrieve the computed results from it. The input & output devices Sometimes can communicate among themselves. Un general, computer systems have I/o posts. I/o devices age connected to these posits for Examples of ito devices are keyboard, mouse, monitor

parinter etc.

Classification of Microprocessos: -

Microperocessors can be classified based on their Specifications, applications & architecture.

- -> Based on the Size of the data, that the microproce-usors can handle, they are classified as
 - 1. 4-bit
 - 2. 8-bit
 - 3. 16-6°t
 - 4. 32-bit & 5.62 bit microprocessors
- -> Based on the applications of the up, they are classified as
 - 1. General purpose ups
 - 2. Microcontrollers
 - 3. Special purpose microprocessors.

in general computer system

-> Microcontrollers are microperocessors chip with by built-in hardware for the memory & ports.

- → Special purpose priocessors are designed specifically to handle special functions required for an application.

 Based on the architecture & hardware of the processors, they are classified as
 - (i) RISC processols
 - (2) CISC parocessols.

Memory unit is an integral part of any computer system.

Its primary purpose is to hold program & data.

The main objective of the memory unit is to enable it to brevate at a speed close to that of the processor.

A microphocessor memory can be logically divided into four groups.

1. processor memory registers

2. Cache memory of main memory 3. pairmany of main memory

4. secondary memory.

-> processed memory refers to a set of cpu registers:

They are generally few in number-upto a few ten

or hundreds. As these registers are available within

the processor, they are the fastest memory registers.

it is placed close to the processor. They are few Kilobytes all the programs are executed. All the programs & corresponding data for execution must be within The perimary memory is much larger than the perocesson memory & cache memory but its operating speed is slower. the parimary memory -> The Size of the perimary memory varies from few KB to a few MB. → Secondary memories refers to the storage medium for huge files Such as program source codes, compilers, operating systems etc. classification of poimary memory: primary memory ROM (Non-volatile) RAM (volatile) (permanently storage) (Temporary Stores) EPROM EPROM Flash masis PROM DRAM. SRAM ROM

The microparocessod is the greatest invention of the 20th century. Uts evolution started from the earlier mechanical calculating devices, in the 1930's. These devices used mechanical relays. - In the 1950s, these devices were replaced by vaccum tubes. The vaccum tubes were quickly replaced by transitors. The breakthrough in transistor technology led to the introduction of minicomputers in the 1960's & the personal Computer revolution in the 1970s.

The transistor technology led to the development of complex devices called Integrated circuits (Ic). The up later evolved as an Ic and was designed to fetch instructions & execute the predefined arithmetic & logic functions. Intel was the first Mpu producer & how been holding a large share of the world market for this product.

The evolution of microprocessors is categorised into five categories. Generations:

1. first generation: - (1971-1973)

The microprocessors that were introduced from 1971+1973 were referred to as first generation systems. > In this generation, 4-bit & 8-bit up's were introduced.

→ Un this pmos technology was used.

(p-channel Metal Oxide Semiconductor technology)

4. Second generation (1974-1978).

-> The microporocessors that were introduced from 1974-61978 were refused as second-generation Systeme.

-> this generation marked the beginning of very efficient-8-bit ups which were manufactured Using N-Mes technology.

(N-channel metal oxide semiconductor) Technology.

3. Thisad Generation (1978-1980)

-> The Mps that were introduced from 1978 to 1980 (were referred to as third-generation systems.

-> This generation marked the beginning of 16-5it perocessors which were manufactured by using High density metal-oxide semiconductor (HMOS) technology which provides some advantages over NMOS technology.

4. fourth generation (1981-1995).

-> The peps that were introduced from 1981 to 1995 were referred to as fourth generation systems.

-> This era marked the beginning of 32-bit up. which were manufactured by using high density high speed complementary motal oxide sensiconductor (HCMOS) technology.

5. fifth generation (1995-till date)

-> The ups that were introduced from 1995 to till date

were referred to as fifth generation systems. -> This era marks the introduction of devices that

Carry on-chip functionalities.

-> This generation marked the beginning of 64-bit microprocessou.

General purpose microprocus	Year of Ditroduction	n transistors	cpu clock Speed	Data length (bits)
Intel 4004	1971	2,300 at 10 µm	740 KHZ	4-6it
4040	1974	3000 at 10 mm	500-740 KHZ	4-69t
8008	1972	3,500 at 10 µm	500 KH 2	8-696
8080	1974	4,500 at 10 mm	2MH2	8-68+
8085	1 1976	6,500 at 3 µm	3-MHZ	8-69+
8086	1978	29,000 (3 Mm)	4 MH2	16-69t
8088	1979	30,000 at 3µm	5-10MH2	16-6it
80186	1982	55,000 at 3µm	·6MH2.	16-674.
60286	1982	1,34,000 at 1.5 pm	· 8mH2	16-57t -

1		7345.4	A CONTRACT OF THE PARTY OF THE		1 140
The state of	Bank a				
	80386	1985	2,75,000 at	16-33 MHZ	16/32 Bit
	00400	1000	1.5 Jun		
	80486	1787	1.2 M. at 1 µm	16-100MHZ	16/32674
	Intel pentium	1993	3.1 M out . 0.8 Mm	60-66mHZ	32 bit
	Intel pentium pro		OS.SM at 0.5Hm	150-200 MHZ	32 bit
	Intel pentium		7.5M at 0.35 pm	n 233-450 m#2	32/ 64 61 t
	Intel pentium	1999	9.5M at 0.25µm	0.45-646112	32/64624
	Intel pentium	2000	42M at 0.18pm	n 1.3-3.86#2	32/64 bits
	Intel Atom	2008	47M at 45nm	0.6 -213 GHZ	32/64 676
	Intel Celeron	1998		0.26-3.6	32/64
	Intel Xeon	1998		0.4-4.4 GHZ	bit
	Intel pentium				66 32/64 bit
	dual core	2006	228M at 90mm	1.3-2.66#2	32/64 bits
	Intel Core 2	2006.	291 M at 45/1m	1.06-3.33 GH	£ 64 bit.
	Intel Core	2010		1-2-3-7642	
	Intel coreis	2009		1.06-3.66HZ	69 621
	Intel core it	2008	Service Control	1.6-4.4642	64 bit

Introduction to 8086 Mp:-

In 1978, Untel released its figst 16-bit microprocessor, the 8086. It is a 16-bit microparocessol. It means it has a 16-bit data bus and operates on 16-bit-data using a single instruction.

teatures of 8086 up: - - The 8086 is a 40-pin Ic.

- -> The 8086 is a 16-16th parocessor. It means that ALU, it internal registers and most of its instructions are designed to work with 16-bit data
- -> The 8086 has a 16-bit data bus.
- → Ut has a 20-bit addless bus, so it can have a maximum of 1MB of memory (20 bytes = 1 MB)
- -> It has 16-bit I/o address so it can access upto
- → The 8086 has 14-number of 16 bit siegister
- -> The 8086 executes the instruction at 25 MIPS
- -> The execution time for 1 instruction is 400 ms. (1/MIPS = 1/(2-5x 106)).
- → The 8086 has a clock speed of 4.77 10 MHZ.

 → Ut has 29,000 townsistors at 3 µm.

→ The 8086 has a powerful instruction sets with a sange of Addressing modes. It can perform bit, byte, word & block operations.

-> The 8086 has two modes of operations, i.e., minimum

Un minimum mode, it works as a single microprocesse. whereas In maximum mode, it work in multiprocesses. Configuration.

Asichitecture of 8086 Mp:

The functional block diagram of 8086 is shown in the fig. below. As seen in the block diagram, it is internally divided into two separate units.

These are (i) Execution Unit &


(ii) Bus Interface un'it (BIU)

The division of work between these units speeds up the parocessing.

Execution unit (EU):-

The Execution unit is gresponsible for the instruction Execution & has a control cincust to control its internal

> An Execution unit includes ALU, eight 16-bit general
purpose registers, a 16-bit-flag register & a control unit.



tunctions of Execution unit are as follows.

1. It picks up the instructions from the queue of BIU.

2. It decodes the instructions of decides upon the various operations it has to carry out then it executes these operations

3. It uses ALU, to perform 16-bit arithmetic & logical operations Such as add, subtract, AND, OR, XOR, increment

decrement, Complement & Shift.

4. It updates the status of a glag register 5. It informs BIU from where the next instruction of data

has to be read.

Bus interface unit (BIU):-

The Bus interface unit perovides the interface to external world. It generates the 20-bit physical address and handles all the data triansfers.

> It includes an adder for address calculations, four 16-bit segment registers, a 16-bit instruction pointer (IP), 9 Six-byte instruction queue, & a bus control logic.

tunctions of BIU:

1. It jetches instruction from memoly.

2. It reads/writes data from memory/ports

3. It sends the addresses to memory/posits

4. It supports an Instruction queue.

. The Queue :- The BILI fetches upto I'x instruction bytes belonging to next instructions. These bytes are stored in a First-in-first out (FIFO) register called Queue. These bytes (pre-fetched instruction) are taken out by Execution unit for further processing while Eu does this quather instanction bytes are fetched a stored in the Queue. Hence fetching of the next instauctions & executions of the aurent instaction is done simultaneously.

These technique is called pipelining & speeds up processing.

Register organisation of 8086:

The 8086 contains fourteen 16-bit register. They are of different types.

- 1. General purpose registers
- 2 Segment register
- 3. Index registers.
- 4. Pointer legisters.
- 5. flag or status registers.
- 1. General purpose registers:-

These are four 16-bit negisters - Ax, Bx, CX & DX. Each of these negisters consists of two 8-bit negisters one of which holds MSBytes other will hold LSByte. as shown below.

The general purpose registers are used for temporary storage of data & some intermediate AH AL BX BH B∟ CX CH CL The Special functions of General purpose registers are as follows: -DL DH General purpose registers. 1. Register Ax (Accumulator):-- The register AX is also called as Accumulator → It is used as a default register in operations like multiply, divide, imput, output & data conversion (BCD, ASCII). 2. Register Bx (Base register) 1--> It is used as a base register -> It contains the offset address of the memory location in some addressing modes. 3. Register Cx (count register):--> Ut is used as a default counter in loop & string -> It is also used in shift a rotate instructions as a instructions. 8-bit counter. A. Register DX(Data register):-> It is used to hold a part of the result during a multi-plication operation & a part of the dividend before a division operation. -> It is also used to store I/o addresses in Ilo instructions.

		(
(ii) Segment registers:-	175. 30	19.
	cs	4
There are jour segment registers	DS	
1. code segment register (cs)	33	
2. Data segment register (DS)	Es	
3. Stack segment register (SS) Seg	merst regi	sters.
4. Extra segment register (ES).		
+ register is used for a	ddressing	a
memory location in the code segment of where the executable memory rogram is s	of the men	sory
memory location in the memorogram is s	tored.	110
where the executaors is used to P	omts the	data
-> The Data Segment register is the data	is yeside	ed.
→ The Data Segment register is used to p Segment of the memory where the data	I local	
a la constant legister is used		//
otack egament of the	stack do	ija is
stoned.	and the	hich
-> The Extrasegment register Refere to a se	groes,	
stored. The Extrasegment register Refers to a se essentially is another data segment of the extra segment also contains data.	he memor	y are,
the extra segment also contains data.		
the extend =	中市市	
(iii) pointer à Index registers:-	SP	7
-1 1 pointer (cp):-	ВР	1
stack pointer (sp):-	SI	(
The stack pointer (sp) is used		1
the offset address of the dain	DI	1
The stack pointer (sp) is used to hold the offset address of the data stored at the top of the stack segment.	IP	*

Pointer & Index registers

Base pointer (BP): - It is used to store (or) hold the offset address of the data to be great from or written into the stack segments.. Source Index (SI) register: - The SI is used to hold the offset address of the data in the data segment while executing storing instructions. Destination Index (DI) register: - It is used to hold the Offset address of the Destination data in the extra segment while executing string instructions. Instruction pointer (Ip): - It acts as a program counter & points to the next instruction to be executed in the current code segment. It is automatically incremented after every instruction execution. (N) Flag register; It is a 16-bit register containing 16- individual glags. out of these 16-flags, six are status flags three are control flags & gemaining flags are kept for future use. format of glag stegister is shown below :-

15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 Bito X X X OF DF IF TF SF ZF X AF X PF X CF Status ylags: -

1. Carry flag (CF):-

It is set to 1 whenever a covery/borrow occurs during arithmetic operations such as addition/subtraction otherwise it is set to o.

- 2. Parity flag (PF);-It is set to 1 whenever there are even number of 1's in the result after an arithmetic/logical operation otherwise it is set to a it is set to o.
- 3. Auxilary carry flag (AF): It is Set to 'I' whenever a Carry/borrow is generated after addition/subtraction from lower nibble to higher nibble otherwise it is set to o'.
- 4. Zero flag (ZF): It is set to 1' whenever the Hesult of an arithmetic operation is zero. otherwise it is set to o'
- 5. Sign flag (SF): It is set to 'I'whenever the result of an arithmetic/logical operation is negative. otherwise it is set to o.

If MSB of the number is 1 -> it is negative 0 -> "it is postifive

6. Overflow glag (OF):-It is set to I' whenever the gresult of an avirthmetic operation is out of range otherwise it is set to o'. The stange of 8-bit signed numbers (-128 to +127)
The stange of 16-bit signed numbers (-32768 to +32767)

Contorol flags: 191ap Hag (TF):-This flag is used for on-chip debugging when T= 1, it will work in a single step mode which means After each instruction, one internal interrupt is generated allowing a program to be executed instruction by instruction. of T=0; no function is performed Interrupt flag (IF):when I = 1, the up will belognise interrupt requests from the peripherals. I=0; the up will not recognise any interrupt requests & will ignore them. Direction glag: This glag is specifically used in string operations. when D=0; then access the string data from lawer memory locations towards higher memory locations when D=1, then access the string data from ligher memory locations towards cower memory locations.

It askeredly spany to too it without

Addressing modes of 8086:-

Instructions of the up operate on the data which is Called operands. These operands will be available in the different places. Addressing modes specifig the availability of operands for a given instruction. An instruction should know where is the operand & how to get the operand. The various methods used for this purpose is called addressing moder.

An Instruction can have two operands.

They are called source operand & destination operands. Both these operands can specified in same of in different methods.

The various modes of 8086 are explained below.

1. Immediate addressing mode: In this mode, the operand is specified in the instruction

Ex:-1. MOV AL, 55H.

Destination Sowice operand.

Here source operand is 55H, which is to be moved to register AL. It is specified in the instruction itself. Hence it is called immediate addressing mode.

- 2. MOV AX, 0005 H.
- 3. MOV AX, DABCOH.

2. Register adolessing mode :-

In this mode the operand is specified in the register which is used by the instruction. All the registers can be used except IP.

EXI- MOV AL, BL

Here both the operands are specified in the registers. The Content of register BL HIR be copied to register AL.

- 2. MOV CX, DX.
- 3. ADD AL, BL.

3. Implicit addressing mode:

In this addressing mode, the negisters are used to specify the operands, but these registers are predefined. Hence there is no need to mention the name of the oregisters. in the instruction.

Ex: - MUL Bx.; (16x16 multiplication).

Here one of the operand used for mul is always Ax. it will be multiplied by the content of Bx & the 32 bit is answer will be always always stored in Dx & Ax. register. MSW (in Dx) & LSW in (Ax).

- 2. ADD BX
- ADD CX.

4. Direct addressing mode:

In this mode, a - 16 bit memory address (offset) or an Ilo address is directly specified in the instruction. Eq: - MOV AX, [5000H].

IN .80H.

Here date resides in a memory tocation of in the DS,

whose effective address may be computed using 5000H

whose effective address & Content of Ds as segment address.

as the offset address & Content of Ds as segment address.

The effective address, here is 10HK DS + 5000H.

The effective address, here is 10HK DS + 5000H.

5. Register Indirect addressing mode:

In this mode, the offset address of the operand is

In this mode, the offset address of the operand is

Specified in the register, which is used by the instruction.

Register Bx, SI, & DI can be used to specify the 16 bit

Register address of the operand

Here Register Bx contains the 16-bit offset address of memory location having the operand. 8 bit operand of memory location having the operand. 8 bit operand (byte) will be copied to the register AL.

\$.1 MOV AX, 895]

6. Indexed addressing mode: -Un. this mode, offset of the operand is stored in one of the index registers (SI & DI)

Eg:- Mov Ax, [SI]

Mov Cx, [DI]

4. Register Relative Addressing mode: Un this mode, the effective address of the operand is Specified using a oregister & 8-bit/16-bit constant called displacement. The regesters BX, SI, DI & BP can be used.

Eg:- MOV AL, [BX] 50H. Here operand is available in a memory location whose 16-bit effective address is calculated by adding 50H to the contents of the register Bx.

8. Base Indexed addressing mode:

In this mode, the effective address of the operand is bax registers. One of them will be BX of BP. & the other will be index register SI of DI. The effective address is calculated by adding contents of the two negesters.

Eg:-1. MOV DX, [BX][SI] (OT) MOV DX, [BX+SI] 2. MOV DX, [BP] [DI] (OL) MOV. DX, [BP+DI].

9. Relative base index addressing mode:

In this mode, the effective address of the operand is specified using baseregister, index register. & 8-bit/16-bit displacement. The effective address is calculated by adding all three parameters.

Eg: MOV AX, [BX][SI] 50H.

MOV AX, [BX+SI+50H]

A perogram is executed in a sequential manner. But at times, the pologram control has to be townsferred to other memory location in the same segment or other segments. Jonp & CALL instanctions are used for this purpose.

1. Intralegment Direct (relative) mode:

In this mode, the instruction to which control has to be transfered lies in the same Segment. The address of this instruction is specified ous a label (NAME) in the current instruction. Ut displacement relative to instruction pointer is specified as a part of instruction code

EX:- JMP NEXT.

The program control will be transfered to instruction name is NEXT.

JC NEXT: - The pologram control will be transferred to instruction whose name is NEXT if carry flag is set to high.

2. Intrasegment Indirect mode: In this mode the instruction to which the contord has to be townsfered lies in the same segment. The 16-bit offset address of the instruction is specified in a register. Any register except Ip can be used.

The perogram control will be transfered to the memory location whose offset address is stored in cx.

3. Unter segment direct mode:

Un this mode, the instruction to which the control has to be transfered in other segment. The address of the instruction is specified as a label (name) in the curent instruction

Eg:- JMP CONTINUE: CONTINUE lies in other segment

4. Intersegment indirect mode:

In this mode, the instruction to which control has to teransfered lies in the other segment. The current instruction uses a register which points to a four location memby agea in the Data Segment.

Eg:- JMP. [2000H]

The state of the s

And he had a direct and maked the shore the sale

to the times the same times appoint the result with the

Alapan of the statement of the procession

and the benefit of the bottom of the part of the

12 th high is probled to the colorist.

indentification transparents of C

have about the state of the free

as was take a respectively the areas of

Memory segmentation:

BOR6 uses the concept of Segmented memory. Here the entire memory is divided into number of logical segments. The Capacity of each is 64 KB.


Capacity of each is 64 KB.	19111			
Reter to this Highest = FFFFFH				
, EFFCCH	End of Es			
fig. 1MB physical 64KB ROOOOH ES	start of the			
memory how got 4	82.16			
1-00-1 De aments of	- End of ss			
64 KB each. They are 64 KB B5000H SS	- start of ss			
code segment (ds),	polit			
Data Segment (DS), & TC4FFH DS	- End of DS			
Stack segment (SS) & 64KB 6C500H	-start of Ds			
Entra Comment (ES)	End of cs			
whose starting & 64KB scools CS	start of cs			
Endings address ?s T 300001				
2000 in the laward - 00000H	7			
figure. fig: - physical Me	mony			
I have a memory location within a specific	ec segment,			
To address a memory location within a specific you need to know its position from the start a	of the segment.			
This is known as offset address (or) effective this is known as offset address (or) effective	address.			
It is a 16-bit value & should be present in.	the register			
associated with that degment. For ex, register Bl for associated with that degment for ex, register Bl for				
associated with that segment. The starting andrews of data segment. The 16-upper bits of starting andrews of data segment. The locally be available in Ds legister.				
data segment should be available in Ds legister.				
day sy				


Segmentation is a porocess in which the main memory of a computer is divided into different segments & each segment has its own base address.

Types of segmentation: -


A Overlapping segment: - A segment starts at a particular address and its maximum size Can go upto 64 kB. But if another segment starts along this 64 kB location of the first segment, the two segments are said to be overlapping segment.

Non-overlapped segment: - A segment starts at a particular address & it maximum size can go up to 64 KB. But if another segment starts before this 64 KB location of the first segment, segment starts before this 64 KB location of the first segment, the two segments are said to be Non-overlapping segments.





Generation of 20-bit physical address: The 20-bit physical address can be calculated by ·Memory address = (Segment Address) x 10++ offset value. Advantages & Disadvantages of Memory Segmentation: 1. It permits the programmer to access IMB memory Advantages: Using only 16-bit address 2. It divides the memory logically to store code, data & Stack position separately for code & data protection. 3. It is useful for multiuser environment. Disadvantages!-Although the total memory is 16 * 64 KB at a time, only 4 * 64 KB memory can be accessed. Following table gives the default segment & offset registers. offset. Default Segment SP, BP BX. SI, DI



-lig :- Pin cliagram of 8086 micro processer

INTERSEGMENT ADDRESSING MODE

If the destination location is in the different segment the mode is called intersegment addressing mode

There are two types

- 1. Intersegment direct mode
- 2. Intersegment indirect mode

INTERSEGMENT DIRECT MQDE:

In this mode the address to which the control is to be transferred is in a different segment this addressing mode provides a means of branching from one code segment to another code segment. Here the CS and IP of the destination address are specified directly in the instruction.

Example

JMP 2000H: 3000H;

INTERSEGMENT INDIRECT MODE:

In this the address to which the control is to be transferred lies in a different segment and it is passed to the instruction indirectly .Content of memory block containing four bytes IP(LSB), IP(MSB), CS(LSB) and CS(MSB) sequentially The starting address of the memory block may be referred using any of the addressing mode except immediate mode.

Example

JMP [5000H];

INSTRUCTION SET OF 8086

The 8086 microprocessor supports 8 types of instructions -

- Data Transfer Instructions
- Arithmetic Instructions
- logical Instructions
- String Instructions
- Program Execution Transfer Instructions (Branch & Loop Instructions)
- Processor Control Instructions
- Iteration Control Instructions
- Interrupt Instructions

1. DATA TRANSFER INSTRUCTIONS

These instructions are used to transfer the data from the source operand to the destination operand. Following are the list of instructions under this group –

INSTRUCTION TO TRANSFER A WORD

- MOV Used to copy the byte or word from the provided source to the provided destination.
- PPUSH Used to put a word at the top of the stack.
- POP Used to get a word from the top of the stack to the provided location.
- PUSHA Used to put all the registers into the stack.
- POPA Used to get words from the stack to all registers.

- XCHG Used to exchange the data from two locations.
- XLAT Used to translate a byte in AL using a table in the memory.

INSTRUCTIONS FOR INPUT AND OUTPUT PORT TRANSFER

- IN Used to read a byte or word from the provided port to the accumulator.
- OUT Used to send out a byte or word from the accumulator to the provided port.

INSTRUCTIONS TO TRANSFER THE ADDRESS

- LEA Used to load the address of operand into the provided register.
- LDS Used to load DS register and other provided register from the memory
- LES Used to load ES register and other provided register from the memory.

INSTRUCTIONS TO TRANSFER FLAG REGISTERS

- LAHF Used to load AH with the low byte of the flag register.
- SAHF Used to store AH register to low byte of the flag register.
- PUSHF Used to copy the flag register at the top of the stack.
- POPF Used to copy a word at the top of the stack to the flag register.

2. ARITHMETIC INSTRUCTIONS

These instructions are used to perform arithmetic operations like addition, subtraction, multiplication, division, etc.

Following is the list of instructions under this group -

INSTRUCTIONS TO PERFORM ADDITION

- ADD Used to add the provided byte to byte/word to word.
- ADC Used to add with carry.
- INC Used to increment the provided byte/word by 1.
- AAA Used to adjust ASCII after addition.
- DAA Used to adjust the decimal after the addition/subtraction operation.

INSTRUCTIONS TO PERFORM SUBTRACTION

- SUB Used to subtract the byte from byte/word from word.
- SBB Used to perform subtraction with borrow.
- DEC Used to decrement the provided byte/word by 1.
- NPG Used to negate each bit of the provided byte/word and add 1/2's complement.
- CMP Used to compare 2 provided byte/word.
- AAS Used to adjust ASCII codes after subtraction.
- DAS Used to adjust decimal after subtraction.

INSTRUCTION TO PERFORM MULTIPLICATION

- MUL Used to multiply unsigned byte by byte/word by word.
- IMUL Used to multiply signed byte by byte/word by word.
- AAM Used to adjust ASCII codes after multiplication.

INSTRUCTIONS TO PERFORM DIVISION

- DIV Used to divide the unsigned word by byte or unsigned double word by word.
- IDIV Used to divide the signed word by byte or signed double word by word.
- AAD Used to adjust ASCII codes after division.
- CBW Used to fill the upper byte of the word with the copies of sign bit of the lower byte.
- CWD Used to fill the upper word of the double word with the sign bit of the lower word.

3. LOGICAL INSTRUCTIONS

These instructions are used to perform operations where data bits are involved, i.e. operations like logical, shift, etc.

Following is the list of instructions under this group -

INSTRUCTIONS TO PERFORM LOGICAL OPERATION

- . NOT Used to invert each bit of a byte or word.
- AND Used for adding each bit in a byte/word with the corresponding bit in another byte/word.
- OR Used to multiply each bit in a byte/word with the corresponding bit in another byte/word.
- XOR Used to perform Exclusive-OR operation over each bit in a byte/word with the corresponding bit in another byte/word.
- TEST Used to add operands to update flags, without affecting operands.

INSTRUCTIONS TO PERFORM SHIFT OPERATIONS

- SHL/SAL Used to shift bits of a byte/word towards left and put zero(S) in LSBs.
- SHR Used to shift bits of a byte/word towards the right and put zero(S) in MSBs.
- SAR Used to shift bits of a byte/word towards the right and copy the old MSB into the new MSB.

INSTRUCTIONS TO PERFORM ROTATE OPERATIONS

- ROL Used to rotate bits of byte/word towards the left, i.e. MSB to LSB and to Carry Flag [CF].
- ROR Used to rotate bits of byte/word towards the right, i.e. LSB to MSB and to Carry Flag [CF].

- RCR Used to rotate bits of byte/word towards the right, i.e. LSB to CF and CF to MSB.
- RCL Used to rotate bits of byte/word towards the left, i.e. MSB to CF and CF to LSB.

4. STRING INSTRUCTIONS

String is a group of bytes/words and their memory is always allocated in a sequential order.

Following is the list of instructions under this group -

- REP Used to repeat the given instruction till CX ≠ 0.
- REPE/REPZ Used to repeat the given instruction until CX = 0 or zero flag ZF = 1.
- REPNE/REPNZ Used to repeat the given instruction until CX = 0 or zero flag ZF = 1.
- MOVS/MOVSB/MOVSW Used to move the byte/word from one string to another.
- COMS/COMPSB/COMPSW Used to compare two string bytes/words.
- INS/INSB/INSW Used as an input string/byte/word from the I/O port to the provided memory location.
- OUTS/OUTSB/OUTSW Used as an output string/byte/word from the provided memory location to the I/O port.
- SCAS/SCASB/SCASW Used to scan a string and compare its byte with a byte in AL or string word with a word in AX.
- LODS/LODSB/LODSW Used to store the string byte into AL or string word into AX.

5. PROGRAM EXECUTION TRANSFER INSTRUCTIONS (BRANCH AND LOOP INSTRUCTIONS)

These instructions are used to transfer/branch the instructions during an execution. It includes the following instructions –

Instructions to transfer the instruction during an execution without any condition -

- CALL Used to call a procedure and save their return address to the stack.
- RET Used to return from the procedure to the main program.
- JMP Used to jump to the provided address to proceed to the next instruction.

Instructions to transfer the instruction during an execution with some conditions -

- JA/JNBE Used to jump if above/not below/equal instruction satisfies.
- JAE/JNB Used to jump if above/not below instruction satisfies.
- JBE/JNA Used to jump if below/equal/ not above instruction satisfies.
- JC Used to jump if carry flag CF = 1
- JE/JZ Used to jump if equal/zero flag ZF = 1
- JG/JNLE Used to jump if greater/not less than/equal instruction satisfies.

- JGE/JNL Used to jump if greater than/equal/not less than instruction satisfies.
- JL/JNGE Used to jump if less than/not greater than/equal instruction satisfies.
- JLE/JNG Used to jump If less than/equal/if not greater than instruction satisfies.
- JNC Used to jump if no carry flag (CF = 0)
- JNE/JNZ Used to jump if not equal/zero flag ZF = 0
- JNO Used to jump if no overflow flag OF = 0
- JNP/JPO Used to jump if not parity/parity odd PF = 0
- JNS Used to jump if not sign SF = 0
- JO Used to jump if overflow flag OF = 1
- JP/JPE Used to jump if parity/parity even PF = 1
- JS Used to jump if sign flag SF = 1

6. PROCESSOR CONTROL INSTRUCTIONS

These instructions are used to control the processor action by setting/resetting the flag values.

Following are the instructions under this group -

- STC Used to set carry flag CF to 1
- CLC Used to clear/reset carry flag CF to 0
- CMC Used to put complement at the state of carry flag CF.
- STD Used to set the direction flag DF to 1
- CLD Used to clear/reset the direction flag DF to 0
- STI Used to set the interrupt enable flag to 1, i.e., enable INTR input.
- CLI Used to clear the interrupt enable flag to 0, i.e., disable INTR input.

7. ITERATION CONTROL INSTRUCTIONS

These instructions are used to execute the given instructions for number of times. Following is the list of instructions under this group –

- LOOP Used to loop a group of instructions until the condition satisfies, i.e., CX
 = 0
- LOOPE/LOOPZ Used to loop a group of instructions till it satisfies ZF = 1 & CX =
- LOOPNE/LOOPNZ Used to loop a group of instructions till it satisfies ZF = 0 &
 CX = 0
- JCXZ Used to jump to the provided address if CX = 0

8. INTERRUPT INSTRUCTIONS

These instructions are used to call the interrupt during program execution.

- INT Used to interrupt the program during execution and calling service specified.
- INTO Used to interrupt the program during execution if OF = 1
- IRET Used to return from interrupt service to the main program

ASSEMBLER DIRECTIVES

Assembler directives are the Instructions to the Assembler, linker and loader regarding the program being executed. also called 'pseudo instructions. Control the generation of machine codes and organization of the program; but no machine codes are generated for assembler directives.

They are used to

- > specify the start and end of a program
- > attach value to variables
- > allocate storage locations to input/ output data
- define start and end of segments, procedures, macros etc..

ASSUME

Used to tell the assembler the name of the logical segment it should use for a specified segment. You must tell the assembler that what to assume for any segment you use in the program.

Example

ASSUME: CODE

Tells the assembler that the instructions for the program are in segment named CODE.

DB - Defined Byte

Used to declare a byte type variable or to set aside one or more locations of type byte in memory.

Example

PRICES DB 49H, 98H, 29H:

Declare array of 3 bytes named PRICES and initialize 3 bytes as shown.

DD - Define Double Word

Used to declare a variable of type doubleword or to reserve a memory location which can be accessed as doubleword.

DQ - Define Quadword

Used to tell the assembler to declare the variable as 4 words of storage in memory.

DT - Define Ten Bytes

Used to tell the assembler to declare the variable which is 10 bytes in length or reserve 10 bytes of storage in memory.

DW - Define Word

Used to tell the assembler to define a variable type as word or reserve word in memory.

DUP: used to initialize several locations and to assign values to location

END - End the Program

To tell the assembler to stop fetching the instruction and end the program execution.

ENDP - it is used to end the procedure.

ENDS - used to end the segment.

EQU - EQUATE

Used to give name to some value or symbol.

EVEN - Align On Even Memory Address

Tells the assembler to increment the location counter to the next even address if it is not already at an even address.

EXTRN

Used to tell the assembler that the name or labels following the directive are in some other assembly module.

GLOBAL - Declares Symbols As Public Or Extrn

Used to make the symbol available to other modules. It can be used in place of EXTRN or PUBLIC keyword.

GROUP - Group related segment

Used to tell the assembler to group the logical segments named after the directive into one logical segment. This allows the content of all the segments to be accessed from the same group.

INCLUDE - include source code from file

Used to tell the assembler to insert a block of source code from the named file into the current source module. This shortens the source code.

LABEL

Used to give the name to the current value in the location counter. The LABEL directive must be followed by a term which specifies the type you want associated with that name.

LENGTH

Used to determine the number of items in some data such as string or array.

NAME

Used to give a specific name to a module when the programs consisting of several modules.

OFFSET

It is an operator which tells the assembler to determine the offset or displacement of named data item or procedure from the start of the segment which contains it.

ORG - Originate

Tells the assembler to set the location counter value.


Example, ORG 7000H sets the location counter value to point to 7000H location in memory.

\$ is often used to symbolically represent the value of the location counter. It is used with ORG to tell the assembler to change the location according to the current value in the location counter. E.g. ORG \$+100.

Minimum Mode of 8086 micropacesson: -

The minimum mode configuration of 8086 My is shown in fig. The 8086 Mp operates in minimum mode when MN/MX = 1.


-> In minimum mode, 8086 is the only perocessed in the s/m





which provides all the control signals which are needed for memory operation a Ilo interfacing.

There the cinquit is simple but it does not supposed multiprocessing.

Maximum Mode of 8086 Microperocessor:







BISC VS ARM PROCESSORS:-(or) RISC VS CISC 1-

Based on the architecture & hardware of the processors, they are classified as (i) RISC processors

Risc

- 1. RISC Stands for Reduced Instruction Set computer
- of instructions with a fixed format (32 bits)
 - 3. They can execute their instructions very faster because instructions are very small & simple.
 - 4. RISC Calculations are faster & more precise
 - 5. Instructions takes a Single clock cycle to execute
 - 6. More jocus on software
 - 7. It supposts pipelining.

CISC

- 1. CISC stands for complex Instructions set computer
- a. It consists of many number of instructions. with a variable formate (16-646its).
- 3. It takes time to execute instructions as instructions as instructions are complex.
- 4. cisc calculations are slow & precise.
- 5. Instructions takes 2-15 clock cycles to execute.
- 6. More joeus on hardware
- 7. It may or may not supports preliming.

- . 8. Unstruction decode is Simple.
 - 9. It does not require any extrenal memory for execution of instructions.
 - 10. Risc is used in high
 end applications like.
 Video processing, telecommunications & image processing,
 mobile phones & tableti

to all father from to execute

The complex to

e cuse calculations are

to doctoration to les on

the way of warping suppose

almassis, it ralph dadon

Story of contr.

maked its instructions

- 8. Instruction decode is complex.
 - 9. It needs memory for execution of instructions.
 - end applications such as security systems, home automations, desktops a laptops.

B Thry con execute thech

intractions very to star

forced to the property as

the calculation on

Mary In wall of the plant

minute show a retraction

Trustauctions takes a

Shaple clock cycle to

monter to me of men 9

of the support population

3 1196

If salation was

ARM Processor

ARM came in to existence in the year 1983 and was developed by Acom Computers.

De toravelani

The Architecture of ARM processor is created by Advanced RISC Machines.

It is the family of Central processing unit (cpu) . It is based on PISC anchitecture.

This needs very few instruction sets and translators:

It how very small size.

This is reason that it is perfect the small size devices It has less power consumption along with reduced complexity in the circuits. They can applied to various designs such as . 32 - bit dences

. Embedded systems.

Applications It is used in music players smart phones. weavables tableti Sunga Lanning digital television set -top boxus Hand drivers BRIEF BLEEN PLI James inkjet printers GRS navigation systems and other consumer electronic devices.

implemented windows 18 ARM anditecture Unix and

-Apple 103 other operating systems including Android 50 and Web OS GNU Linux

1983

ARM Versions: million Ineduct per seeme a che Memoly MIPS product-family -features First implementation (only strittmetic) IKB ARMI 4-7 MPS MUL & Swap Pristructions, Graphics. MEMC ARM 2 and I/o processor 12MIPS UKB first integrated memory cache ARM3 support 32 -bit Memory Add, 17-28MB **HKB** ARM 6 long Inst, Buses

3 stage pipeline, Thumb, 26-bit 15- 'SMIPS 8KB ARM TT Addrewing 8KB 84 MPS ARM 8

5 stage pipeline, static branch prediction, double bond width memory

5 stage pipeline, Thumb, enhanced 20016KB 220 MPS ARM 9T/E instructions, clockless processes

6 stage pipeline , Thumb, enhanced DSP 16-32 KB ARM ID Prostructions

8 49 - stage pipeline , Thumb, ARMII Bop Productions. endroncod

745-965 32 KB MIRS

Lotat	ARM versions: product family costex - M	Cache Memory 64KB	MIPS 3.13 EMIRS
	content - R	128KB	3. 41 DMIPS
	contex - A (32-bit)	IMB	3.5 BM1P3
	conten - A	4 МВ	13-16 DMIPS
	(64-blt)	8 MB	20 MIPS

-features:

- 1. Multipracising systems
- 2. Tightly coupled memory
- 3. Thumb 2 Technology
- 4. One cycle Execution time
- 5. Pipelining
- 6. Large number of registers
 - 7. Load Store Model

Advantages:

- 1. Affordable to create
- 2. Low power consumption
- 3. Work faster
- 4. Multiprocessing feature
- 5 Better Bottery life
 - 6. Load store Architecture
- 7. simple circuits.

Disadvantages:

- 1. The speeds are limited in some processors which might create problems.
- 2. scheduling instructions is difficult in one of Armprocool
- 3. It needs very highly skilled properly then its aget slower properly then its aget slower

UNIT - II

Assembly Language programming & Ilo Interface

Assembler directives

Macros

simple programs involving logical -

branch enstructions

Sorting

evaluating anthmetic expressions string manipulations

8255 PPI

Various modes of operation

A|B - B|A converter interfacing

Memory enterfacing to 8086

Interrupt structure of 8086

vector interrupt table

Intempt senice noutine

Interfacing intermpt comboller 8259

Need of DMA

serial communication strandards

social data transfer schemes

OMIT - D

Assembly language programming & Ilo Interloce.

Assembler directives

- Macros
- Simple programs involving logical, branch instructions sorting, arithmetic expressions, string manipulation.
- 8255 PPI various modes of operation.
- AlD, O/A converter interfacing.
 - Memory interfacing to 8086
 - Interrupt structure of 8086
 - vector Interrupt table
 - Interrupt service routine
 - Enterfacing enternot controller 8259
 - Need of DMA
 - Serial Communication standards
 - Scrial dato transfer schemes.

Macro: -

A Macro in a set of instructions grouped under a single unet. It is another method for implementing modular programming en 8086.

* The macro is different from the procedure ena as in procedures, the processor generates the code in the program every time whenever.

+ A Macro can be defined in a program using assembler directives MACRO.

formal :-

INIT MACRO - Depre macro = { set of enstructions

ENDM - end of macro


Advantages: -

- CALL and RET instructions are not used in macy
- No overhead time
- Of executes faster than procedure
- It supports modular programming

Disadvantagin: -

- It requires More memory
- -7 Machine code can be generated each time when the macro in called.

- Procedure Mac 10 +Macro Ps a set of enstructions + Procedure Ps a group of that is written with in Instructions to perform a specific task which can be MACRO assémbler directives. Called repetitively * Machine code in generaled * Machine code can be generated each teme when the macro po called. only once. * CALL and RET Enstructions * CALL and RET Enstructions are used to call the proudore are not used. * It requires less memory * It requires more memory * Ot excutes slower thank It executes faster than procedure. Macro. Memory Interfacing to 8086:--> Memory 8s an integral part of up. & types 1. Read only memory (ROM) > Read signal program that donot-need 2 - Random access memory (RAH) Changes PROM, EPROM EG PROM. - temparary dala Read & write - stores the user program. It is a volatile memory



- -> micro processor needs to access memory to get enstruction codes & data.
- -> Micro processor unit well institute Read and write signal according to the operation.

Memory Read

Chip! Cs- Chip select

Ro - Read Signal

WR - write Signal


Chip3

-> To do the above task of is necessary to have a device on a circust, which performs this task interfacing device.

Interfacing device:-

There are three step for enterfacing of up & memor

- 1- To select the required Chep
- 2. Identity the required register.
- 3. Must enable the appropriate buffers



Address inputs seled memory location within the memory deriu Ao ---- AN

* The No of address lines indicates the total memory capacity of the memory device

IK memory = loau butes = 10 address lenes

1 MB memory = 20 address kines.

- * Memory device may have separate Ilo lines (01) Common bidirectional Ilo lines.
 - * using these lines data can be transpirred in any directions.

DO - - - - DN - Data lines

- * size of a memory location is dependent upon the number of data bots.
- * No of data lines: 8 00 --- 07 then 8-6965 (01) ibyte data can be stored in each location.
- * No. of address lines indicates the sign of memory device
- x No of dato lines size of memory location.

Memory Clip - 2K X8

1 1869ts canbe stored memory size 2K= 80U8.

* Memory device may contain one or more enpuls which are used to select the memory device, Co - chep select signal. It's logic

* More than one cs -> all pens are to be activated.

* one (or) more control enputs.

Rom - OE - output enable Pin allow data to flow out of the olp data pins.

RAM [Read - RO] active low signal

Memory enterfacing steps.

- Memories are organized as two dimentional arry.

 Ex! UKX8 4x102U = 4096 locations.
- * N memory locations n address lenes.

n = tog_N

n = log_4096

2 = N

on = 4096

n=12- address lines are needed.

* 8086 - 20 address lenes. Ao --- A19

Ao - A1, arcured for to A12 - A19 - to form the represent the u096 add. lines. Chep schut

setp1: Arrange the avoilable cheps so as to obtain to best data bus width. The upper 8-bit bank is called odd address memory band and lower 8-bit bank is called even add memory bank.


PPI - Programmable Peripheral Input-output port:-* 8255 (Programmable perpheral Interface) in designed to encrose Ilo Interfacing capability of microprocessor. " It has au Ilo pins that can be grouped in two 8 bits parallel ports: A &B, with remaining 8-bits into port c. * porte can be used as individual bits (0) can be used as 4-bit ports 2 cupper & clower. * 8255 functions in following modes. -2/0 mode [modeo, 1.22] - BSR Mode. Control signals of 8255 RD - Active low signal - mpu reads data from

selected port of 8255.

WR - Active low signal - mpu writes the data on

to sale lad on the signal - mpu writes the data on to selected port of 8255 RESET - Active High signal - It clears control registers and sets all ports in input mode. C5, A0 and A1: C5 A1 A0 port A Al come A los tos on State on Of support on 1 in smil A lings and rough control Register. Selected XM XM closings alliganto otre testais a or entologo entologo property or with partification of the dispersion of

8255 Internal Architecture.



The group A contains an 8-bit port A along within a 4-bit port Cupper. The port A lines are identified by symbols PAO-PAZ while port c lines are identified as PC4-PCZ.

The group B contains an 86st ports along with u-bit port clower ic PBo-PBq & Pco-Pcz

Sleeted tels of port c 133 B, B, BO ٥ By B1 B5 B4 B, B, B, B0 101 132 O 1 133 · B4 Bit solut 'Ofor BSR flag. B6 Ro-PCJ. By.

· 10 MODES :-

MODE D: - This is also known an basic elp-olp mode. This mode provides simple input and autput capability using each of the three ports. Data can be semply read from a costlen to the enput a adjust respectively, after appropriate fiftialisation.

The teatures of this mode

- = 1) Two & bit ports (A &B) and two u-bit ports (Port c upper a lower) are available. This two u-bit ports can be Combindly used as a third 8-10t port.
 - 2) Any port can be used as input (or) output.
 - 3) output ports are latched. I ip ports are not latched
 - u) maximum of 4 ports are available so that total 16 Ilo configurations are possible.

All these moder can be reluted by control word register which is programming register Internal to 8255.

10 MODES :-

MODE 0: - This is also known as basic ilp-olp mode. This mode provides simple input and autput capability using each of the three ports. Data can be simply read from a written to the input a autput respectively, after appropriate initialisation.

The features of this mode

- 1) Two & bit ports (A & B) and two u-bit ports (Port c upper a lower) are available. This two u-bit ports can be Combindly used as a third 8-bit port.
- 2) Any port can be used as input (or) output.
- 3) output ports are tatched. Ilp ports are not latched
- u) marimum of 4 ports are available so that total
 16 210 configurations are possible.

All these modes can be selected by control word register which is programming register internal to 8255.

Mode 1

This mode in also called as strobed input output mode. In this mode hand shaking signal control the ilp provides hand shake lines for port B.

- operation. operation.
- -> The bits from port c are used as control signals (used for handshalving)
- → Port A & port 13 dunction as 8-69+ Ilo ports.
- → Each port uses 3 lines from porte as handshake signal and the remaining signals can be used for Ilo functions.
- -> Il 8 data are latched.
- -> Interrupt, logic is supported.
 - a) Input Configuration.


port B | function as port B | &-bit ilp ports.

Port A - Portc, Pcz to Pcs an hand shake signal.

- Porte Pco to Pczas hand shak signal.

- PC6, PC4 may be used as Input lowput, otherwise not used.


b) olp configuration. port BJ out put port 8-bit porte-handshaking. PortA - Portc, Pc3, Pc6 & Pc7 handshake signal 1901-13 - Porte Pco, pc, & Pc, an handshale signal - PC4 1 Pc5 may be used as input (01) output, otherwise not used.




INTR: (Interrupt Request) This signal in used to interrupt the con whenever an input device requests the service.


Fort B as a PIP port, PC3 PC4 & PC5 used as handshalving Signal with port A. Port PC6, PC4 used aso Simple Ilo port. PC0, PC, EPC2 used as handshalving Signal with Port B.


solution:




output configuration:-







Example: - write a control word for making port A and port B as old port PCI, PCI & PC3 used as handshaking signal with port B. PC4, PC5 used as a simple Ilo port.



In this mode of 8255 provides additional features for communicating with peripheral device on an 8-bit data bus.

* Handshaking signals are provided to maintain proper data flow and synchronization between the data transmitter. and receiver. The interrupt generation and other functions are similar to mode 1.

It The Ro and wir signal decide whether the 8255, is going to operate as an input port (or) output port.


* The single 8-bit port in group A is available


* The 8-bit port is bidirectional and additionally a 5-bit control port in available.

Three Ilo lines are available at port c pg-Pco

+ Inputs and outputs are both latched.


+ The 5-bit Control port c PC3-PC7. In used for generating / accepting handshale signal for the 8-15th data transfer on port A.








Port B- as olp port mode 2

Control word = Fo









578: (strobe input) If this line falls to logic low level, the data is available at 8-bit ilpport

1BF: (Input buffer full) If this signal rises to logic 1
et indicates that data has been loaced into the latches.
i.e et works as an acknowledgement. IBF is set when
the JTB is active low & reset by the raising edge of
RD input.

Alo- DIA Interfacing

ADC Interfacing.

> 0808/0809 peripheral device is used to convert the analog signal into digital signal.

8086 × 8255 × ADC × Analog 91P.

-> This converter enternally has 3:8 analog multiplener i.c it has 8 degreent ilp can be connected to the Chip.

> out of these & Plps only one can be selected for Conversion by using 3 address lines ABEC

→ Ot does't contain any enternal sample & hold circusts.

Interface ADC 0808 with 8086 using 8255 port use port A of 8255 for transfering digital data ofp of ADC to the CPU & port C of Control signal. Assume that an analogilp is present at Ilp of the ADC and a clock ilp of suitable frequency is available for ADC.

- -> The analog ilp Ilp in used & therefore add pins
 ABC should be 010 to select Ilpz
- → The OE Colp taken enable) & ALÉ pens are kept at tor to select ADC & enable the olp.
- > Port C upper upper acts as the "Ip port to receive the Eoc signal.
- > port c lower acts as the olp port to send soc to ADC
 - -> Port A acts as 8-bet elp data port to receive digetal data olp from ADC

8255 Control word.

 D_7 D_6 D_5 D_4 D_3 D_4 D_1 D_0 1 0 0 1 1 0 0 0 = 98 H

program

OUT CWR AL; Instialize the 8255

MOV AL DAH - Seled Ilp, an analog 91p.

OUT portB AL port B an olp

MOV AL DOH - give the start of conversion.

OUT portc AL

MOV AL, OI H.

MOV AL, OOH
OUT Portc, AL


NAIT: IN AL, port c - check Eoc by reading port c


upper & rotating through carry.

JNC WAIT

IN AL port A ij Goc., read digital Eq. in ACK

CPU read the digital data to AL.





Assume is: cooksegment

CODE SEGMENT

START: MOVAL, SOH - Snitialisc port A as olp

OUT CWR, AL

AGAIN: MOV AL, DOH - start the ramp from ov.

BACK: OUT PORT, AL - Enput DOIT to DAC

INCAL - Increment AL to increase ramp ofp

CMP AL, OF2+1


JB BACK


JMP AGAIN

CODE GNOS

GND START.

* Port A is initialized as the olp port for sending the digital data as elp to OAC. The analog signal starts from ov, here Al starts with oot.





software Intendeps:-

- > The software enterrupts can be generated by enserting the instruction int with in the program.
 - -> There are 256 tollware interrupts available in 8086 Cormat :

type ranges from 00 to FFH, starting address ranges from 00000H to 003FFH. These are & byte instruction.

" INT type Number oprode Emmediate value.

Interrupt vector Table :-

Interrupt Vector Table	all the little while	DOJFFH
ISR - Enterrupt vector Available	a55	A PARTY OF THE PAR
	\\	1000
cs: 2P - ubites user	32	00080H
256xu = 102ubytes	31	00000
= 1 KB. Reserved of advanced	`	
→ It should be for advanced stored in system microprocessors	THE WAY	Jan Weller
PAM.	5 .	ODOIUH
overflow interrupt +	Type 4	00010 H
Break-point interrupt 4		00000
Non-mankable interrupt <		80000
single stop interopt +		00004
Divide Error +	Type o	ПО0000Н

	-00002 H
[CS.	70000211
19	Носос

Гире о :-

-> orride by gro

Type-1:- Reserved for IMI. This canbe used for Debugging


Interrupt Service Routine i-

An enterrupt service routine en a software routine that hardware envokes en response to an enterrupt. Is a examiner an enterrupt and determines how to handle et executes the hardling, and then retorns a logical enterrupt value.

EL! A bosic Example of an ISR is handles keyboard events, such as pressing con releasing a key. Gach time a key is pressed the ISR processes the input.

Interfacing interruet controller 8259: =-

It is a programmable interrupt controller which is able to handle a number of interrupts at a time. This Controller takes care of a number of Simultaneously appearing interrupts requests along with their types and priorities.



Interrupt Request Register (IRR): - The interrupts at IRQ ilp lines are handled by interrupt Request Register internally.

IRR stores all the interrupt requests in it, in order to serve them one by one on the priority bases.

In- Service Register (ISR): - This stores all the interrupt requests those are being served in ISR keeps a track of the request being served.

Priority Resolver: - This unit determines the priorities of the interrupt requests appearing simultaneously. The highest priority is selected and stored into the Corresponding bit of ISR during INTA pulse. The IRO is high priority and IRI has the lowest one.

Interrupt Mask Register (IMR): - This register stores the Bets required to mosk the interrupt inputs. IMR operation on IRR at the direction of the priority Resolver.

Interrupt control logic: This block manages the interrupt and the interrupt acknowledge signals to be sent to the cou for serving one of the eight interrupt requests.

Pata Bus Buffer: - This tristate bidirectional buffer in interfaces internal 8259A bus to the microprocessor system data bus. control words, status & vector information pass through data buffer during read (or) write operations.

Read write Control logic: - This circuit accepts & decodes commands from the CPU. This block also allows the status of the 8259A to be transferred on the data bus.

Carcade Buffer/ Comparator: — This block stores & Compare the IDs of all the 8259 As used in the system. The three Ilo Pins CASO - 2 are outputs when the 8259 A is used as a master. The same pins acts as inputs when the 8259 A is in the slave mode. The 8259 A in the master mode, sends the ID of the interrupting slave device on these lines. The slave thus believed, will send its pre programmed vecctor address on the data bus during the new INIA pulse.

Need of DMA: -

As we have some of dedicated peripherals & their interfacing technique's with 8086, where the cou is to transfer bulk dala using program controlled data transfer. The alternate way of transferring the bulk data is the DMA.

-> DMA is the mode of data transfer is the fastest amongst all the modes of data transfer. In this made the derive may transfer data directly tolfrom memory without any interface, from the cpu.

-> The derive request the CPU through DMA controller to hold its data, address and control bus, so that the device may transfer data directly tolfrom numory.

-> The DMA data transfer in initiated only after


rewiring HUDA signal from the CPU.

THE PROPERTY OF THE POLICE

still slittings so the fairsh stored posts

-> Intel's 8257 15 a four channel OMA controller designed to be interfaced with their tamily of micro processors. The 8257 request the cpu for bus access using local bus request input HOLD in min-mode & Ralat in Maximum mode.

-> on rewring the HUDA signal (or) Rolar signal from the cpu, the requesting device gets the access
of the bus, and et completes the required number
of one cycles on the of OMA cycles for the data tronsfer and then hand over the control of the bus back to the CPU.



Serial Communication Standards: -

-> The first Rs standards was RS-232 which was developed in 1962 when the need for forms of transmitting data from moderns altached telephone lines to remote Communications equipments became apparent.

-> Rs' stands for Recommended Standard

. R5 - 232.

-> faster communication. over longer distances.

-> The most widely used are Rs-422 & Rs-485

R5-232: - is the most widely used serial standard that in in use. Many laptop Computers incorporate a serial interface and it was also used on many printers. R5-422 : - Thin standard giren a much higher data rate than Rs-232, but it uses differential transmission techniques. Many Rs-422 devices are compatible with

allows high speed data Tx along with multiple transmitters and receivers and this makes it able to be incorporated as a network bolution.

Comparision of various standards. R5-U85 <u>R5-23</u>2 R5-422 Parameter Digurential Differential single ended 1. Cabling 32 Tx & 32 Px fire Ix & ten Rx 2. No. of devius one Tx & one Rx 3. Communication mode Half Duplex Full duples Full Duplex Flayduplex 4000 jeet at 100 KBPS. 4. Maximum distance 50 feet and 19 2 Kbps 4000 feet at 100 Kbps 5- Maximum data rate 19.2 Kpps lomb ps 10 Mbp 5 Balanud. Balanud 6. signalling Mode. unbalanud ole corrent Capability 500 mA 250 mA 150 m A 1.5 to 5v - 5 to - 15 r 5. Mark (1 logic) 2 to 6 v. 1.5 to 5 v. 2 v to 6 v +5 6+15V spau (o logic)

Serial dala transfer schemes:


Data transmission

Parallel

Synchrorous

Asynchronous

Parallel Transmission :-> All the 18ts are transfered from Source to destination at a time.




Synchrous Transmission . -

* Sending 15:45 one after another without start

Stop bots (or) gap:

*. It is the responsibility of the receiver to group the 69ts.


or the receiver counts the bits as they arive & groups them & In eight bit units.



→ Serial communication standards:

Serial Transmission is the type of transmission in which a single communication link is used to transfer the data from one end to another.

Panallel Transmission is the mode of transmission in which multiple parallel links are used that transmit each bit of data simultaneously.



Methods of serial data trainsmission:


only in one direction over a single communication channel ex: cpu to crt display


Keyboard to CPU

Radio signal

Simplex

Half-duplex: In this mode, the data is transmitted in both directions, but only one direction at a time i.e., simultaneous data transfer is not possible






Full duplex:

In this mode, the data transmission takes

place in both directions simultaneously.

It Requires two channels

ex: telephone communication



sorial communication standards:

where RS -> Recommended standard

=> Señal Data Tournster schemus: (How we tronsforming the data)

- 1. Synchronous trainsmission (Sp1, IZC).
- 2. Asynchronous transmusion (UART)

UNIT-3

8051 Microcontroller

Introduction to 8051 Microcontroller

Microcontroller is a single chip microcomputer which consists of CPU, Memory, I/O ports, timers and other peripherals. The difference between microprocessor and microcontroller is microprocessor is a single integrated CPU whereas microcontroller is single chip microcomputer. The world leaders of manufacturing of microprocessor and microcontroller are Intel, Motorola, IBM, Cyrix etc. Here we have to focus on microcontroller 8051.

In 1981 Intel Corporation introduced an 8 bit microcontroller called 8051.this microcontroller had 128 bytes of RAM, 4K bytes of on-chip ROM, two timers, one serial port and four ports (each 8bit wide) all on a single chip. It is an 8 bit processor means it can process 8 bit of data at a time. It has total of four I/O ports, each 8 bit wide.

Features of 8051

Feature	Quantity
ROM	4K bytes
RAM	128bytes
Timer	2
I/O pins	32
Serial Port	1
Interrupt sources	6

1. Architecture of 8051

Fig 4.1 shows a simplified architecture for the internal Hardware. Fig 4.2 shows an overview of the internal hardware architecture of the 8051/8031 microcontrollers.

The CPU has the controlled and sequencing logic circuits with signals as in a microprocessor.

The MCU has, besides the CPU, ROM, Interrupt control circuit, internal timing devices (timers T0, T1), serial interface (SI), RAM and special function registers (SFRs). It has four ports P0, P1, P2 and P3 as shown in Fig. 4.1. The overview block diagram of 8051 is depicted in Fig. 4.2.




Fig. 4.1 Simplified architecture of 8051




Fig.4.2 Overview (Block diagram) of 8051

Description of Sub units in the hardware architecture and meaning of the symbols

PC- Program Counter

A 16 bit register to hold the program memory address of the instruction being currently fetched. Increments continuously to point to the next instruction, unless there is change in the program flow path.

DPTR- Data Pointer register

A 16-bit register to hold the external data memory address of the data being currently fetched or to be fetched in indirect addressing mode.

A-Accumulator

An 8-bit register to save an operand for an ALU or data transfer operation and is also used to accumulate result after an ALU operation.

B- B register

An 8-bit register to save a second operand for the ALU and also accumulate the result after ALU operation for multiplication or division.

ALU- Arithmetic logic unit

A unit to perform an arithmetic and logical operation at an instance as per the instruction to be executed and give result.

PSW- Processor Status Word

A register to save the bits of different flags.

P0- Port P0

An 8-bit port for the I/Os in a single chip mode and for the data bus-cum- lower order address in the expanded mode.

P2- Port2

An 8-bit port for the I/Os in a single chip mode and for the higher order address in the expanded mode

P1- Port1

An 8-bit port for the I/Os in a single chip mode and a few device operations related bits in certain 8051 family variants in the expanded mode.

P3- Port3

An 8-bit port for the I/Os in a single chip mode and the serial interface (SI) bits , timer T0 and T1 inputs, Interrupts INT0 and INT1 inputs , \overline{RD} and \overline{WR} for the memory read-write in the expanded mode.

SI- Serial Interface Device

Serial device for full duplex UART serial I/O operations through the set of two pins of P3, RxD and TxD and for the half duplex synchronous communication of the bits through the same set of pins, DATA and CLOCK.

T0 and T1- Timers T0 and T1

Timing devices in 8051 family using four registers TH1, TH0, TL1, and TL0.

SFRs-Special Function Registers

All registers the SP, PSW, A, B, IE, IP, SCON, TCON, SMOD, SBUF, PCON, , TL0, TH0, TL1, TH1 are called SFRs

ROM- Read only Program memory

Masked ROM EPROM or flash EEPROM of 4kB in 8051 classic family.

Internal RAM- Internal Random Access Memory

For read and write the 128 B memory is indirectly and directly addressable in address space.

Register banks- Four set of registers

Four register banks each of 8 registers and these are also part of the internal RAM.

XTAL1 and XTAL2 - Pins to the Crystal

Pins to the crystal in the oscillator circuit, usually 12 MHz

EA - External Enable

To enable use of external memory addresses to external ROM.

RST- Reset Pin

Reset circuit input and also reset few output cycles to the external peripheral devices to let processor reset and synchronize with devices.

INT 0 and INT 1- Interrupt pins

Active low two external interrupts.

VCC and GND- Voltage supply pi and ground pin

For 5 V supply and ground connections respectively.

PSEN - Program Store Enable

Active low when reading the external program memory bytes

RD-Read

Active low when reading the byte from external data memory.

WR - Write

Active low when writing the byte to external data memory

2. Pin Configuration

Fig 4.3 shows 40 pin signals in an 8051 series microcontroller. It shows the I/O pins, P0.0 to P0.7, P1.0 to P1.7, P2.0 to P2.7 and P3.0 to P3.7. It shows other remaining 8 pins, V_{DD} , V_{SS} , XTAL1 and XTAL2, RST, ALE, \overline{EA} and \overline{PSEN} .

Vcc - Pin 40 provides supply voltage to the chip. The voltage source is +5V

GND- Pin 20 is the ground.

XTAL1 and XTAL2- 8051 has an on-chip oscillator but requires an external clock to run it. Most upon a quartz crystal oscillator is connected to inputs XTAL1 (pin 19 and XTAL@ (pin-18) The quartz crystal oscillator connected also needs two capacitors of 30 pF. If frequency source other than crystal oscillator such as TTL oscillator will be connected to XTAL1 and XTAL2 is left unconnected.




Fig. 4.4 XTAL connection to 8051




Fig. 4.3 8051 Pin diagram

Fig. 4.5 Power-On RESET circuit

RST (I/P)- Pin 9 is the RESET pin and is active high (normally low). Upon applying high pulse to this pin the microcontroller will reset and terminate all activities. This often referred to as power on reset. Once it is activated the contents of all registers become zero except the content of SP which is 07H.

EA (External Access) - This pin is connected to V_{CC} for those have on-chip ROM otherwise it is grounded incase 8031 and 8032. Because in case of 8031 and 8032 there is no on-chip ROM.

PSEN (o/p) (Program Store Enable)- In case of 8031 based system in which an external ROM holds the program code. To read the code this pin is connected to OE pin of ROM chip.

AIE (o/p) (address Latch enable)- When 8051 is connected to external memory, both address and data are transferred through port 0 pins. ALE signal is active high used to demultiplex address/data bus.

P0, P1, P2 and P3 are explained in port section.

3. Memory Organization

The 8051 micro controller has a total of 128 bytes of RAM. The 128 bytes of RAM inside the 8051 are assigned addresses 00H to 7FH and divided into three different groups as follows.

- A total of 32 bytes from location s 00H to 1FH are set aside for register banks and the stacks.
- A total of 16 bytes from locations 20H to 2FH are set aside for bit addressable read/write memory.
- A total of 80 bytes from locations 30H to 7FH are used for read and write storage, or what is normally called a scratch pad. These 80 locations of RAM are widely used for the purpose of storing data and parameters by 8051 programmers.

Register banks in the 8051

As mentioned, a total of 32 bytes of RAM are set aside for the register banks an stack. These 32 bytes are divided into 4 banks of registers in which each bank has 8 registers, R0-R7. RAM locations from 0 to 7 are set aside for bank 0 of R0-R7 where R0 is RAM location 0, R2 is location 2 and so on. The second bank of registers R0-R7 start RAM location 08 and goes to location 1FH. The third bank of R0-R7 starts at memory location 10 H and goes to location 17H. finally RAM location 18H to 1FH are set aside for the fourth bank of R0-R7. The following shows how 32 bytes are allocated into 4 banks.




Fig. 4.6 RAM allocation in the 8051

External Program Memory

Fig.4.8 shows a layout of the external code memory addresses in the classic 8051 architecture.

- When the the EA =0 at RESET, the PC (MCU program counter) starts from 0x0000 and accesses the external addresses from the memory. Memory addresses are between 0x0000 and 0xFFFF.
- When the EA =1 at RESET, the PC starts from 0x0000 for banks0 and 1 and accesses
 the internal addresses and the 0x1000 onwards from the external addresses from the
 memory.




Fig. 4.8 Code Memory (Program memory)

External Data Memory

Fig. 4.9 shows a layout of the external data (X-DATA) memory addresses in the classic 8051 architecture. It can be accessed through the indirect addressing mode used.




Fig. 4.9 Memory for X-Data in classic 8051

5. Special Function Registers (SFR)

For a programmer, the SFRs are at the directly addressable space special registers. These can be accessed by their names or by their addresses. The SFRs have addresses between 80H and FFH. These addresses are above 80H, since the addresses 00 to 7FH are addresses of RAM memory inside the 8051.Not all the address space of 80 to FF is used by the SFR. The unused locations 80H to FFH are reserved and must not be used by the 8051 programmer. The meaning of each symbol is enlisted in Table 4.1.

Table 4.1 Special Function Register (SFR) Address.

Symbol	Name	Address
ACC*	Accumulator	0E0H
B*	B-register	0F0H
PSW*	Program Status Word	0D0H
SP	Stack Pointer	81H
DPTR	Data Pointer 2 bytes	
	DPL lower byte	82H
	DPH higher byte	83H
P0*	Port0	80H
1*	Port1	90H
P2*	Port2	0A0H
P3*	Port3	0B0H
P*	Interrupt Priority Control	0B8H
E*	Interrupt Enable Control	0A8H
TMOD	Timer /counter mode control	89H
TCON*	Timer/counter control	88H
T2CON*	Timer/counter 2 control	0C8H
T2MOD	Timer /counter mode control	0C9H
ГНО	Timer/counter0 high byte	8CH
ΓLO	Timer/counter0 low byte	8AH
ГН1	Timer/counter 1 high byte	8DH
TL1	Timer/counter 1 low byte	8BH
ГН2	Timer/counter 2 high byte	0CDH
ΓL2	Timer/counter 2 low byte	0CCH
RCAP2H	T/C2 capture register high byte	0CBH
RCAP2L	T/C2 capture register high byte	0CAH
SCON*	Serial control	98H
SBUF	Serial data buffer	99H
PCON8	Power control	87H

6. Port Operation

The four ports P0, P1, P2 and P3 each use 8 pins, making them 8-bit ports. All the ports upon RESET are configured as output, ready to be used as output ports. To use any of these ports as an input port, it must be programmed. The port structure is depicted in Fig. 4.10




Fig.4.10 Port Structure

Port 0

It can be used for input or output. It occupies total of 8 pins (pins 32-39). To use the pins of port 0 as both input and out ports, each pin must be connected externally to a 10 K ohm pull-up resistor. P0 is an open drain unlike P1, P2 and P3. With external pull-up resistors connected upon reset, port0 is configured as an output port.




Fig. 4.11 Port 0 with pull up Resistors

With resistors connected to port 0, in order to make it as input the port must be programmed by writing 1 to all the bits. In the following code.

MOV A. #0FFH

MOV PO. A

BACK: MOVA, PO

MOV Pl. A

SJMP BACK.

Port 1

Port 1 occupies a total of 8 pins (pins 1 through 8). It can be used as input or output. In contrast to Port 0, this port does not need any pull-up resistors since it already has pull-up resistors internally. Upon reset port 1 is configured as an output port. To make Port 1 an input port it must be programmed as such by writing 1 to all its bits.

Port 2

Port 2 occupies a total of 8 pins (pins 21 through 28). It can be used as input or output. Just like P1, port 2 does not need any pull-up resistors since it already has pull-up resistors internally. Upon reset, port 2 is configured as an output port. To make port 2 as input, it must programmed

as such by writing 1 to all its bits. The dual role of port 2 is also accomplished by providing higher byte address through A8-A15 to access the external memory.

Port 3

Port 3 occupies a total of 8 pins, pin 10 through 17. It can be used as input or output. P3 does not need any pull-up resistors, the same as P1 and P2. Although Port 3 is configured as an output port upon reset, Port 3 has additional function of providing some extremely important signals such as interrupts. Table depicts the alternate functions of port 2

Table 4.2 Port 3 alternate functions

P3 bit	Functions	Pin
P3.0	RxD	10
P3.1	TxD	11
P3.2	INT0	12
P3.3	ĪNT1	13
P3.4	T0	14
P3.5	TI	15
P3.6	WR	16
P3.7	RD	17

P3.0 and P3.1 are used for the RxD and TxD serial communication signals. P3.2 and P3.3 are used for external interrupts. Bits P3.4 and P3.5 are used for timers 0 and 1. Bits P3.6 and P3.7 are used to provide WR and RD signals for external memories in 8051 based system.

7. Memory interfacing

Semiconductor memory

In the design of all microprocessor based system, Semiconductor memory are used as primary storage for code and data. It can be in units of K bits, M bits and so on. Semiconductor memories are conducted directly to the CPU and is also called as primary memory. The widely used semiconductor memories are ROM and RAM.

Characteristics of Semiconductor Memory

Memory capacity- The number of bits that a semiconductor memory chip can store is called chip capacity.

Memory organization- Memory chips are organized into number of locations within the IC. Each location hold 1 bit, 4bits, 8bits or even 16 bits, depending on how it is designed internally.

- 1. A memory chip contains 2' locations where x is the number of address pins.
- 2. Each location contains y bits, where y is the number of data pins on the chip.
- The entire chip will contain 2^x x y bits, where x is the number of address pins and y is the number of data pins

Speed- One of the most important characteristics of a memory chip is the speed at which its data can be accessed.

ROM (Read-Only-Memory)- It is a type of memory that does not loss its contents when the power is turned off. For this reason ROM is called volatile memory. There are different types of read-only- memory such as PROM, EPROM, EPROM, Flash EPROM and mask ROM.

PROM- It refers to the kind of ROM that the user can burn information into it. That's why it is called as user-programmable memory. For every bit of the PROM, there exists a fuse. So it is programmed by blowing of fuses. It is also referred to as OTP (one –time programmable)

EPROM (Erasable Programmable ROM)- In EPROM, one can program the memory chip and erase it thousands of times. A widely used EPROM is called UV-EPROM. The content of UV-EPROM is erased when it is exposed to ultra violet light. Its erase time is near about 20 minutes.

EEPROM (**Electrically Erasable Programmable ROM**)- Its desired contents are erased by electrically.

Flash memory EPROM- This memory has become popular user-programmable memory chip, due to the process of erasure of the entire contents takes less than a second. As the erasure method is electrical sometimes it is called as Flash EEPROM.

Mask ROM- Mask ROM refers to kind of ROM in which the contents are programmed by the IC manufacturer. It is not a user-programmable ROM.

RAM (Random Access Memory)- It is called volatile memory since cutting of the power to the IC will result in the loss of data. Sometimes it is called as read and write memory (RAWM). There are three types of RAM: Static RAM (SRAM), NV-RAM (Nonvolatile RAM) and dynamic RAM (DRAM).

NV-RAM (Nonvolatile RAM)-This RAM is nonvolatile. Like other RAMs it allows the CPU to read write to it, but when the power is turned off, the contents are not lost. To retain its content every NV-RAM chip internally is made of the following components.

- It uses extremely power-efficient. SRAM cells built out of CMOS
- It uses an internal lithium battery as back energy source.
- It uses an intelligent control circuitry. The main job of internal circuitry to monitor the Vec pin constantly to detect the loss of external power supply. If the power to the Vcc pin falls the below out-of-tolerance condition, the control circuitry switches automatically to its internal power source, lithium battery.

DRAM (Dynamic RAM)-The use of a capacitor as a means to store data cuts down the number of transistors needed to build up the cell; however it requires constant refreshing due to leakage. This is in contrast to SRAM whose cells are made of flip-lops. The use of capacitor as storage cells in DRAM results in much smaller net memory size.




Fig. 4.12 2764 ROM 8Kx8

Fig. 4.13 2Kx8 SRAM pins

Fig. 4.14 256Kx1 DRAM

Memory Address Decoding

The job of the decoding circuitry to locate the selected memory block that CPU has access to desired data in memory chip. Memory chips have one more pins called CS (chip select) which must be activated for the memory contents to be accessed. Sometimes the chip select is also referred to as Chip Enable (CE).

Following points are required for interfacing the memory to the CPU.

- 1. The data bus of the CPU is connected directly to data pins of the memory chip.
- Control signals RD (read) and WR write from the CPU are connected to the OE (output enable) and WE (write enable) pins of memory chips respectively.
- 3. In case of the address buses, while lower bits of the addresses from the CPU are connected directly to the address pins of the memory chips and upper address pins are used to activate the CS or CE pin of the memory chip. The CS or CE pin along with RD/WR allows the flow of data in or out of the memory chip.




Fig. 4.15 74LS138 Decoder




Fig. 4.16 logic Gate as Decoder

6.3 Interfacing with External ROM/RAM as Program and Data Memory

For interfacing to external ROM some pins have important role that to be discussed here.

EA-When this pin is connected to Vcc, that indicates the program code is stored in the microcontroller on-chip ROM. For external ROM access tis pin is grounded.

P0 and P2 role in providing addresses- In 8051 P0 and P2 provides the 16-bit address to access external memory. Of these ports P0 provides the lower 8 bit addresses A0-A7, and P2 provides the upper 8 bit addresses A8-A15. More importantly, P0 is also used to provide 8 bit- data bus D0-D7. In other words P0.0- P0.7 are used for both address and Data is called as address/data multiplexing. The sharing of this bus is accomplished by ALE (address latch enable.) Pin. When ALE=0, the 8051 uses P0 for the data path and when ALE=1, it is used for address path.

PSEN (program store enable)- It is an output signal must be connected to OE pin of a ROM containing the program code. When \overline{EA} pin is connected to ground the 8051 fetches opcode from external ROM by using \overline{PSEN} .




Fig. 4.17 Interfacing of ROM to 8051 as program memory




Fig. 4.18 Interfacing of ROM as Data Memory




Fig. 4.19 Interfacing with Data RAM




Fig. 4.20 Interfacing with Data RAM Data ROM and Program ROM

8. Interrupt

A single microcontroller can serve several devices. There are two ways to do that: interrupts or polling. In the Interrupt method, whenever any device needs its service, the device notifies the microcontroller by sending an interrupt signal. Once the interrupt is accepted the microcontroller serves the device by executing an interrupt service routine (ISR). In polling method the microcontroller continuously monitor the status of a give device, when the condition is met it performs the service. This polling method is not efficient because it has to monitor all times the status of devices in round-robin fashion and priority assignment is not possible.

Interrupt Service Routine

For every interrupt, there must be an Interrupt service routine (ISR), Interrupt handler. For every interrupt, there is a fixed location in memory that holds the address of its ISR. The group of memory locations set aside to hold the addresses of ISRs is called the interrupt vector table.

Steps in executing an Interrupt

Once an interrupt is activated, microcontroller performs the following steps.

- It finishes the instruction it is executing and save the address of the next instruction (PC)
 on the stack.
- 2. It also saves the the current status of all the interrupts internally.
- It jumps to a fixed location in memory called the interrupt vector table that holds the address of ISR.
- The microcontroller gets the address of the ISR from the interrupt vector table and jumps to it. It starts to execute the ISR until it reaches last instruction of subroutine RETI (return from the interrupt).
- Upon executing the RETI instruction, the microcontroller returns to the place where it was interrupted. First it gets PC address from the stack by popping the top two bytes of the stack into the PC

Six Interrupts of 8051

The six interrupts in the 8051 are allocated as follows

 Reset- when the reset pin is activated, the 8051 jumps to address location 0000. This is power-up reset.

- Two interrupts are set aside for the timers: one for timer 0 and one for timer 1. Memory locations 000BH and 001BH in the interrupt vector table belongs to timer 0 and timer 1.respectively.
- 3. Two interrupts are set aside for hardware external hardware interrupts, Pin numbers 12 (P3.2) and 13(P3.3) in port 3 are for the external hardware interrupts INTO and INT1, respectively. These external interrupts are also referred to as EX1 and EX2. Memory location 0003H and 0013H in the interrupt vector table are assigned to INTO and INT1 respectively.
- Serial communication has a single interrupt that belongs to both receive and transfer. The interrupt vector table location 0023H belongs to this interrupt.

Interrupt Vector Table for 8051

From the table it has been observed that only three bytes of ROM space is assigned to the reset pin. They are ROM address locations 0.1 and 2.

Table 4.2 Interrupt vector addresses

Interrupt	ROM Location(Hex)	Pin	
Reset	0000	9	
External hardware interrupt (INT0)	0003	12	
Timer 0 interrupt (TF0)	000B	13	
External hardware interrupt (INT1)	0013		
Timer 1 interrupt (TF1)	001B		
Serial COM interrupt (RI and TI)	0023		

Enabling and disabling an interrupt

Upon reset all interrupts are disabled. The interrupts must be enabled by software. There is a register IE (interrupt enable) that is responsible for enabling and disabling the interrupts.

To enable an interrupt following steps should be followed.

- 1. Bit D7of IE register (EA) must be set high to allow the rest of register to take effect.
- If EA=1, interrupts are enabled and will be responded to if their corresponding bits in IE
 are high. If EA=0, no interrupt will be responded to, even if the associated bit in the IE
 register is high.




Fig. 4.21 Interrupt Enable Register

Interrupt Priority in the 8051


When the 8051 is powered up, the priorities are assigned, that are enlisted in table.

Table 4.3 Interrupt priority

Highest to Lowest priority		
External Interrupt 0	INT0	
Timer Interrupt 0	TF0	
External Interrupt 1	INTI	
Timer Interrupt 1	TF1	
Serial Communication	RI-TI	

9. Programmer's Model

The CPU registers are used to store the data temporarily. The information may be data to be processed or address pointing the data to be fetched. The majority of registers are 8 bits. The 8-bit registers are shown in the diagram from MSB (most significant bit) D7 to the LSB (least significant bit) D0. The most widely used registers of 8051 are A (accumulator), B, R0. R1, R2, R3, R4, R5, R6, R7, DPTR (data pointer), and PC (program counter). All these registers are 8 bits except DPTR and the program counter. The accumulator is used to hold one operand before execution and hold the result after execution. The program counter points to the address of next instruction to be fetched. It is a auto increment register. As the size of program counter is 16 bit. 8051 can access the program addresses from 0000H-FFFFH. When 8051 is powered-up the program counter contents will be 0000H. This means that it expects the first opcode to be stored at ROM address 0000H. For this reason in the 8051 system, the first opcode must be burned memory location 0000H of program ROM since this is where it looks for the first instruction when it is booted.



(Y AC	FO RSI	RS0	OV	-	P
CY	PSW7	Carry flag				
AC	PSW.6	Auxiliary carry fl	15.			
94	PSW.5	Available to the u		ral purpose		
RS1	PSW.4	Register Bank sel				
R50	P5W.3	Register Bank sel	ector bit 0			
ov	PSW.2	Overflow flag.				
-	PSW.1	Liser definable be	A CONTRACTOR			
P	PSW:0	Parity flag, Setici				
		to indicate an odo	even mane	xer 04 1 5/13	in the acc	uraulaic
	RS0	Register Bank	9	Addre	55	
RS1				COH -	1476	
RS1 0	0	0		PARE.		
0	0	1		CSH -		
_	0	1 2		_	OFH	

Fig. 4.22 Programmer's model

Fig. 4.23 PSW register

PSW (program status word register)

The program status word register (PSW) is an 8-bit register. It is also referred as Flag register. Although this register is size of 8-bits, only 6bits are used by 8051. Two unused bits are user definable flags. Other 4 bits are called as conditional flags such as CY (carry), AC (auxiliary carry), P(parity) and OV(overflow). In this register the bits PSW.3 and PSW.4 are designated as RS0 and RS1 and used to select the banks. PSW.5 and PSW.1 bits are general purpose status flags and can be used by the programmer for any purpose.

10. Operand addressing

An addressing mode is a method of specifying the data source or destination in an instruction. There are 5 types of addressing modes is supported by 8051.

- Register
- 2. Immediate
- 3. Direct (memory related)
- 4. Register Indirect (memory related)
- 5. Index register addressing

Register addressing mode

This addressing mode involves the use of registers to hold the data to be manipulated.

Examples:

MOV A. RO ; Copy the contents of R0 int A

ADD A. R7 : Add the contents of R7 to contents of A and the result is stored in A

Immediate addressing mode

In this addressing mode immediate data is specified in instruction as a source operand.

Examples:

may 80, # (24)

MOV B, #40H

; load 40H into B register

MOV DPTR, #2000H

; load 2000H into DPTR

Direct addressing mode

As we know the on-chip RAM of 8051 is 128 byte, it can be accessed through memory address from 00H to FF H. The allocations of 128 bytes are as follows.

- 1. RAM location 00H-1FH are assigned to register banks and stack
- 2. RAM location 20H-2FH is set aside as bit-addressable space to save single bit data.
- 3. RAM location 30H-7F is available as place to save bite-sized data.

Although the entire 128 bytes of RAM can be accessed through direct addressing mode, it is most often used to access RAM location 30H-7FH. This is due to fact that register banks are accessed through their names.

Examples:

; move the contents of RAM location 70H to R4. MOV R4, 70H

; save the content of A in RAM location 56H MOV 56H, A

PUSH 05 : push R5 onto the stack

Register indirect addressing mode

In this mode the address (of 8bits) is indirectly specified in the instruction by the contents of pointer. This addressing mode so called because the source operand is from the address specified indirectly by another register in the instruction. The limitation is that only R0 and R1, register can be used in 8051 for indirect addressing. SFRs are directly accessible.

Examples

MOV R1, #55H ; load pointer R1=55H

MOV A. aR1 ; the content of pointer is transferred to A

Index registers addressing

Suppose we need to access external data RAM and external code space of on-chip RON 16 bit address must be required. In this case we have to use DPTR. This mode is widely used in accessing data elements of look-up table entries in the program ROM space of 8051.

Examples:

MOV DPTR, #0200H : load DPTR with 0200

CLR A : clear accumulator

; Move the content 0200 location into A MOVC A.@A+DPTR

11. Instruction set

The instruction set of 8051 can be classified into following group.

- 1. Data Transfer Instructions
- 2. Arithmetic Instructions
- 3. Logic Instructions
- 4. Boolean Variable manipulation Instructions
- 5. Program flow control (Processor and Machine control) Instructions
- 6. Interrupt flow Control instruction

E CAN CAN A

More Long from code was month of the Control of the

Data Transfer Instruction

Three types of the data transfer can be done by move instruction. First type is transfer within the internal RAM and SFRs, second type is transfer using code memory area (CODE) and the third is using the external data memory X-DATA).

MOV instruction

A MOV instruction means move (copy) the bits from one source to a destination.

Table 4.4 MOV instructions within the registers, internal RAM and SFRs in 8051

Instruction (Mnemonic)			Length in bytes	cycles
MOV A, Rn	Move Rn into A	Register	1	1
MOV Rn, A	Move into Rn from A	Register	1	1
MOV A, #data	Move immediate 8-bit data into A	Immediate	2	1
MOV Rn, #data	Move into Rn the data.	immediate	2	1
MOV A, direct	Move byte at the direct address into A	Direct	2	1
MOV Rn, direct	Move from direct address into Rn	Direct	2	2
MOV direct, A	Move byte to the direct address form A	Direct	2	1
MOV direct, Rn	Move a byte to the direct address from Rn	Direct	2	2
M OV direct, direct	Move byte to the direct address from the direct address	Direct	3	2
MOV direct, #data	Move immediate data byte to the direct address	Immediate	3	2
MOV a,@Ri	Move into A the byte from the address pointed by Ri	Indirect	2	2
MOV @Ri, A	Move A into address pointed by Ri	Indirect	1	1
MOV direct, @Ri	Move into direct address from address pointed by Ri	indirect	1	1
MOV @Ri, direct	Move from the direct address to the address poined by ri	Indirect	2	2
MOV @Ri, #data	Move data ino address pointed by Ri	immediate	2	2
MOV DPTR, data16	Mov e16 bit dat	immediate	3	2

MOVC-type Instruction

It moves the 8-bit code from one source at the program memory (internal and external) to the register A destination.

Table 4.5 MOVC Instructions for transfer from the program memory area address code or constant to accumulator in 8051

Instruction	Action	Addressing	Length in bytes	Cycles
MOVC A, @A+DPTR	Moves the code or constant into A the byte from the program memory address pointed	Indirect	1	2

	by hypothetical addition of DPTR with the A itself.			
MOVC A, @A+PC	Move the code or constant into A the byte from the program memory address pointed by hypothetical addition of PC with the A itself	Indirect	1	2

MOX-type Instructions

A MOVX instruction means move (copy) the 8-bit data into A and from A using the external data memory address using DPTR or Ri as the pointer

Table 4.6 MOVX instruction

Instruction	Action	Addressing	Length in bytes	Cycles
MOVX A, @DPTR	Move the external data byte (X-DATA) into A from the data memory address pointed by DPTR	Indirect	1	2
MOVX @DPTR,A	Move into the external data memory from A to the address pointed by DPTR	Indirect	1	2
MOVX A.@Ri	Move the external data byte into a from the memory address pointed by Ri	Indirect	1 one mych	2
MOVX @Ri, A	Move into the external data memory from A to the memory address pointed by Ri	Indirect	1	2

Table 4.7 PUSH and POP instructions for using the Stack Area employing SP

Instruction	Action	Addressing	Length in bytes	Cycles
PUSH direct	Move byte from a direct internal RAM or SFR into the stack after first incrementing the stack pointer by 1	Direct	2	2
POP direct	Move byte to a direct internal RAM or SFR into the stack and then decrement the stack pointer by 1.	Direct	2	2

XCH-type instructions

An XCH instruction is for exchanging the A register with a source using the register (direct or indirect addresing) mode.

Table 4.8 XCH and XCHD instruction

Instruction	Action	Addressing	Length in bytes	cycles
XCH A@Ri	Exchange byte at A with the address pointed by Ri	Indirect	1	2
XCH A,Rn	Exchange byte at A with the register Rn	Register	1	2
XCH A, direct	Exchange byte at A with the byte at a direct address.	Direct	1	1
XCHD A,@Ri	Exchange lower hex-digits of the bytes at A with the address pointed by Ri	Indirect	1 DESTINATION	2

Arithmetic Instruction

These instructions include 8 bit addition, subtraction, increment, decrement, multiply and division instruction.

Table 4.9 Arithmetic ADD, SUB, MUL, DIV, INC and DEC instruction s in 8051

Instruction	Action	Addressing	Flags affected	Length (bytes)	Cycles
ADD A.Rn	Add Rn into A	Register	C,AC,OV	1	1
ADD A, direct	Add the byte at the direct address into A	Direct	C,AC,OV	2	1
ADD A, @Ri	Add the byte from the address pointed by the Ri into A	Indirect	C,AC,OV	1	1
ADD A. #data	Add immediate data byte to the A	Immediate	C,AC,OV	2	1
ADDC A, Rn	Add CF(earry) bit and Rn into A	Register	C,AC,OV	1	1
ADDC A, direct	Add CF bit and byte at the direct address ito A	Direct	C,AC,OV	2	1
ADDC A @Ri	Add CF bit and the byte from the address pointed by the Ri	Indirect	C,AC,OV	1	1
ADDC A, #data	Add CF bit and immediate data byte to the A	Immediate	C,AC,OV	2	1
SBBB A,Rn	Subtract borrow at CF bit and Rn into A	Rgister	C,AC,OV	1	1
SBBB A, direct	Subtract borrow at CF bit and byte at the direct address into A	Direct	C,AC,OV	2	1
SBBB A, @Ri	Subtract borrow at C bit and byte at the byte from the address pointed	Indirect	C,AC,OV	1	1

	by the Ri into A				
SBBB A, #data	Subtract borrow at CF bit and immediate data byte into A	Immediate	C,AC,OV	2	1
INC A	Increment	Register	None	1	1
INC Rn	Increment Rn	Register	None	1	1
INC direct	Increment byte at the direct address	Direct	None	2	
INC @Ri	Increment the byte at the address pointed by Ri	Indirect	None	1	1
DEC A	Decrement A	Register	None	1	1
DEC Rn	Decrement Rn	Register	None	1	1
DEC direct	Decrement byte at the direct address	Direct	None	2	1
DEC @Ri	Decrement the byte at the address pointed by the Ri	Indirect	None	1	1
MUL AB	Multiply A and B Result MSB in B and LSB in A	Register	OV	1	4
DIV AB	Divide A (Numerator) and B(denominator) Remainder in B Quotient in A	Register	ov	1	4
DAA	Decimal adjust accumulator	Register	C	1	1

Logical Instruction

Table gives features of 8-bit AND, OR and XOR instruction. These instructions have 4 addressing modes such as register, immediate, direct and indirect.

Table 4.10 ANL, ORL XRL instruction

Instruction	Action	Addressing	Length in bytes	Cycles
ANL A. Rn	AND Rn into A	Register	1	1
ANL A, direct	AND byte at the direct address into A	Direct	2	1
ANL A, @Ri	AND into the byte from the address pointed by the Ri	Indirect	1	1
ANL A, #data	AND immediate data byte into A	immediate	2	1
ANL direct, A	AND A into byte at the direct address	Direct	2	1
ANL direct, #data	AND immediate byte into byte at the direct address	Direct	3	2
ORL A, Rn	OR Rn into A	Register	1	1
ORL A, direct	OR byte at the direct address into	Direct	2	1
ORL A, @Ri	OR into the byte from the address pointed by Ri	Indirect	1	1
ORL A, #data	OR immediate data byte to the A	immediate	2	1
ORL direct, A	OR A into byte at the direct address	Direct	2	1
ORL direct,#data	OR immediate byte into byte at the	Direct	3	2

	direct address			
XRL A, Rn	XOR Rn into A	Register	1	1
XRL A, direct	XOR byte at the direct address into A	Direct	2	1
XRL A, @Ri	XOR the byte at the address pointed by Ri into A	Indirect	1	1
XRL A, #data	XOR immediate data byte to the A	immediate	2	1
XRL direct, A	XOR A into byte at the direct address	Direct	2	1
XRL direct, #data	XOR immediate byte into byte at the direct address	Direct	3	2

Boolean Variable manipulation Instructions

These are also called as Boolean processing instruction.

Table 4.11 MOV, CLR, CPL, SETB, ANL, and ORL Boolean Processing Instruction

Instruction	Action	Addressing	Length (bytes)	Cycles
MOV C, bit	Move bit into CF	Direct bit addressing	2	1
MOV bit, C	Move CF into the bit	Direct bit addressing	2	2
CLR C	Clear CF	PSW Register CF bit addressing	1	1
CLR bit	Clear bit	Direct bit addressing	2	1
CPL C	Complement CF	PSW Register CF bit addressing	1	1
CPL bit	Complement bit	Direct bit addressing	2	1
SETB C	Set CF=1	PSW Register CF bit addressing	1	1
SETB bit	Set bit =1	Direct bit addressing	2	1
ANL C,bit	AND between CF and bit, place the result in CF	Direct bit addressing	2	2
ANL C. bit	AND between CF and , place the result in C	Direct bit addressing	2	2
ORL C,bit	OR between CF and bit, place the result in C	Direct bit addressing	2	2
ORL C, bit	OR between CF and bit , place the result in C	Direct bit addressing	2	2

Control Transfer Instruction

In the main program other sub programs may be called to perform a particular task. When a sub program is called the processor—will jump to a new address where this program is available and

it has to accomplish program flow control transfer with help of JUMP and CALL instruction when some condition met.

Table 4.12 Delay-Cycle (NOP) instruction (No operation)

Instruction	Action	Addressing	Length in bytes	Cycles
NOP	No operation, PC gets the address of next instruction on incrementing at NOP.		1	1

Long, Absolute and Short Jump

8051 has three jump instructions: Long- it jumps to 16-bit address, Absolute- it jumps within 2 K bytes and Short- it jumps to address within 128 bytes above or below the present address.

Table 4.13 Long, absolute and short jump instructions

Instruction	Action	Addressing	Length in bytes	Cycles
LJMP addr16	Jump to the next address given by two bytes in the instruction	Direct 16 bit address	3	2
AJMP addr11	Jump to the next address	Direct 11-bit address	2	2
SJMP rel	Jump in the range between -128 and +127 from the address of next instruction	Direct 8-bit	2	2
JMP @A+DPTR	Jump in the next address given by addition of 8-bits of A with 16- bits of DPTR	Indirect 16-bit relative addreess		

Table 4.14 Conditional Short Relative Jumps

Instruction	Action	Addressing	Length in bytes	Cycles
JNZ rel	Jump to a relative address if a is not zero	Relative(offset)	2	2
JZ rel	Jump to a relative address if A is zero	Relative(offset)	2	2
JNC rel	Jump to a relative address if CF is not 1	Relative(offset)	2	2
JC rel	Jump to a relative address if CF=1	Relative(offset)	2	2
JB bit, rel	Jump to a relative address if addressed bit I (bit not set)	Relative(offset)	2	2
JNB bit,rel	Jump to a relative address if addressed bit 0 (bit not set)	Relative(offset)	2	2
JBC bit, rel	Jump to a relative address if addressed bit 1(bit set) and reset	Relative(offset)	2	2

carry (make CF=0)	

Decrement and Conditional jump on Zero

Table 4.15 Instruction for decrement and then jump in program-loops in 8051

Instruction	Action	Addressing	Length in bytes	Cycles
DJNZ Rn, Rel	Decrement Rn and jump if Rn is still not zero.	Relative (offset)	2	2
DJNZ direct, Rel	Decrement byte at the direct and jump if byte is still not zero	Relative (offset)	2	2

Jump after comparison

Table 4.16 Compare then conditional jump after comparison

Instruction	Action	Addressing	Flag affected	Length in bytes	Cycles
CJNE A, #data, rel	Compare A and immediate data and jump if both are not equal.	Relative (offset)	С	3	2
CJNE Rn, #data, rel	Compare Rn and immediate data and jump if both are not equal.	Relative (offset	C	3	2
CJNE A, direct, rel	Compare the bytes at A and direct and jump if both are not equal	Relative (offset	C	3	2
CJNE @Ri, #data, rel	Compare byte from the address pointed by Ri and immediate data and jump if both are not equal	Relative (offset)	С	3	2

Call to a Routine

'Table 4.17 Long, absolute call and return instruction

Instruction	Action	Addressing	Length in bytes	Cycles
LCALL addr16	Call to the next address given by two bytes in the instruction	Direct 16- bit address	3	2
ACALL addr11	Call the next address given by 11 bits in	Direct 11	2	2

	the instruction.	bit address		
RET	Return to PC the saved PCL and PCH from the stack.	Stack address	1	2

Interrupt Control Flow (RETI instruction)

Table 4.18 RETI instruction

Instruction	Action	Addressing	Length In bytes	cycles
RETI	Return into PC the saved PCL and	Stack adddress	1	2

12. Programming

While the CPU can work only in binary, it can do so at a very high speed, however, it is quite tedious and slow for humans to deal with 0s and 1s in order to program the computer. A program that consists of 0s and 1s is called machine language. In the early days of the computer programmers coded programs in machine language. Although the hexadecimal system was used as a more efficient way to represent binary numbers, the process of working in machine code was still cumbersome for humans. Eventually, assembly language were developed which provided **mnemonics** for the machine code instructions. Plus other features which made programming faster and less prone to error. Assembly language is referred to as low level language because it deals directly with internal structure of CPU. Programmer needs assembler to convert the assembly language to machine language for execution purpose. Assembly language consists mnemonics optionally followed by one or two operands.

Programs

P1. Write an ALP (Assembly Language Program) to find the sum of values and store the result in A (lower byte and in R7 (higher byte). Assume that RAM locations 40-44 have the following values.

40=(7B), 41=(EC), 42=(C4), 43=(5B), 44=(30)

Solution:

MOV R0, #40H ; load pointer

MOV R2, #05H ; load counter

CLR A ; A=0

MOV R7, A ; clear R7

AGAIN: ADD A, @R0 ; add the byte pointer

JNC NEXT ; if CY=0 it can jump to NEXT label

INC R7 ; increment counter

NEXT: INC R0 ; increment pointer

DJNZ R2,AGAIN ; repeat until R2is zero

HERE: SJMP HERE

P2. Assume that 5 BCD data items are stored in RAM locations starting a 40H as shown below. Write an ALP to find the sum of all numbers. The result must be in BCD.

Solution:

MOV R0, #40H ; load pointer

MOV R2, #05H ; load counter

CLR A ; A=0

MOV R7, A ; clear R7

AGAIN: ADD A, @R0 ; add the byte pointer

DA A

JNC NEXT ; if CY=0 it can jump to NEXT label

INC R7 ; increment counter

NEXT: INC R0 ; increment pointer

DJNZ R2,AGAIN ; repeat until R2is zero

HERE: SJMP HERE

P3. Write an ALP to get hex data in the range of 00-FFH from port 1 and convert it to decimal. Save the digits in R7, R6 and R5, where the least significant digit in R7.

MOV A, #0FFH

MOV P1, A ; make an P1 an input port

MOV A1, P1 ; read data from P1

MOV B, #0AH ; move 0AH to register b

DIV AB ; divide by the contents of A by B

MOV R7, B ; Save lower digit in R7 register

MOV B, #0AH ;

DIV AB ;

MOV R6, B ; save the next digit

MOV R5, A ; save the last digit

HERE: SJMP HERE

P4. Read and test P1 to see whether it has the value 45H. if it does send 99H to P2; otherwise, it stays cleared.

Solution:

MOV P2, 00H ; clear P2

MOV P1, #0FFH ; make P1 an input port

MOV R3, #45H ; R3=45H

MOV A, P1 ; read P1

XRL A, R3 ;

JNZ

EXIT

MOV

P2, #99H

EXIT:

.....

P5. Find the 2's complement of the value 78 H

Solution:

MOV

A. #78H

; A=85H

CPL

A

; make 1's complement a

ADD

A. #01H

; make 2's complemt

HERE:

SJMP

HERE

P6. Write an ALP to determine if register A contains the value 99H, if so, make R1=FFH otherwise make R1=0.

Solution:

MOV

R1, #00H

; clear R1

CJNE

A, #99H, NEXT

; if A is not equal 99H then jump

MOV

R1, #0FFH

; make R1=FFH

NEXT

P7. Assume that P1 is an input port connected to a temperature sensor. Write an ALP to read the temperature and test it for the value 75. According to the rest result, place the temperature value into the registers indicated by the following.

If T=75 then A=75

If T<75 then R1=T

If T>75 then R2=T

Solution:

MOV P1, # 0FFH ; make P1 an input port

MOV A, P1 ; read P1 port, temperature

CJNE A, #75, OVER ; jump if A is not equal 75

SJMP EXIT

OVER: JNC NEXT ; if CY=0, then A>75

MOV R1, A ; if CY=1, A<75

SJMP EXIT ; Exit

NEXT: MOV R2, A

EXIT

P8. Write an ALP that finds the number of 1s in a given byte 97H.

Solution:

MOV R1, #00H ; clear R1

MOV R7, 08H ; Counter=08

MOV A, 97H

AGAIN: RLC A ; rotate through CY once

JNC NEXT ; check for CY

INC RI ; if CY=1 then increment R1

NEXT: DJNZ R7, AGAIN ; go through 8times

HERE: SJMP HERE

P9. Assume that register a has packed BCD 29H, write an ALP to convert packed BCD to ASCII numbers and place them in R2 and R6.

Solution:

MOV A, #29H ; A=29H, packed BCD

MOV R2, A ; keep a copy of BCD data in R2

ANL A, #0FH ; mask the upper nibble (A=09)

ORL A, #30H ; make it an ASCII, A=39H

MOV A, R6 ; save in R6

MOV A, R2 ; A=29H

ANL A, #0F0H ; mask the lower nibble

RR A ; rotae right

RR A ; rotae right

RR A ; rotate right

RR A ; rotate right

ORL A, #30 H ; A=32H

MOV R2, A ; save the ASCII character in R2

HERE: SJMP HERE

P10. Write an ALP to create a square wave of 50% duty cycle on bit 0 of port 1.

Solution:

HERE: SETB P1.0 ; set to high bit 0 of port 1

LCALL DELAY ; call the delay subroutine

CLR P1.0 ; p1.0=0

LCALL DELAY

SJMP HERE

P11. Assume that the bit P2.2 is used to control the outdoor light and bit P2.5 to control the light inside the building. Write an ALP to turn on outside light and to turn the inside one.

Solution:

SETB	C	; CY=1
ORL	C, P2.2	; CY=P2.2
MOV	P2.2, C	; turn it "on" if not already "on"
CLR	C	; CY=0
ANL	C, P2.5	; CY=P2.5 ANDed with CY
MOV	P2 5 C	turn it off if not already off.

closed loop consol of servo motor:

Seno motor: A seno motor is defined as an electric motors

that allows for precise control of angular (a)

there allows for precise control of angular (a)

theory position, speed and torque: the an according

It consists of a sustable motors coupled to a significant feedback and a controller

eensor for position feedback and a controller

that regulate the motor's movement according

to a desired set point.

Seno motors are widely used in industrial applications such as Robotics cuc machinery and Automated Manufacturing.

where High accuracy

fast response and smooth motion are requisited.

A scrop motor is a type of electric motor that can Rotate or Move to a specific postion, speed or torque based on an ilp signal from a controller.

The term servo comes from the Latin word server, meaning servoint (or) slave. This reflects the historical use of servo motors as auxiliary drives that ourset the main drive system.

However, modern servo notors are capable of providing high performance and precision as main drives in various applications. -A seno motor consisti of 3 most componenti: 1. A motor: This can be either on DC motor (d) AC motor depending on the power source and the application requirements. The motor provides the Mechafical power to Rotate or move the opstate. : This can be either a potentiometer, 5. A sensor an encoder. a Rusolver, another douce that measures the position ign the output shoutt and sends the feedback signals to the consider. This can be either an Analog (00) 3. A controller: a Digital ckt that compones they feedback signals from the sensor with the duired setport egrals, from an external source such as

a computer (01) a Joystick and generate control signals to adjust the motor's voltage (46).

The controller uses a closed - loop feedback system to regulate the motor's movement and ensure that "It matches the dustred setpoint with In a certain tolerance.

The controller can also implement various controlalgorithms such as propositional - integral - derivative (pio)

fizzy logic control

adaptive control, etc., to optimize

the perstamance of the servo motor.

Servo motor work:

The bosic working principle of a seno motor
involves the controller receiving two types of ilp signals:

i. A set point sig: Thus is an Analog or Digital signals.

that represents the desired position speed or Torque of the olp shaft.

2. A feed back ofg: - This is an Analog or Digital ofg
that represent the actual foothor,
speed or torque of the alphante
measured by the sensor.

The controller compares these two signals and calculate an

error signal that represent the difference between them Types of Servo motors: It can be classified in to different types based on their power some, construction, feedback Mechanism and application. 1. AC sono motors: These age electric motors that operate an alternating current (Ac). They have a stator that generate a notating magnetic field and a notor that follows the field. -AC sono motors can be further divided in to 24pm. @ synchronous 6 -Asyrchronway * Synchronous Ac seno motors have a permanent magnet notor that notate at the same speed 1 ous the stator field. They are trose efficient precise and ruponsive than 1 asyrchronous motors, but they require a more complex controller and a position senser. * Asyrchronous Ac sono motors have a wound notor that and a convert and a magnetic field that lags behind the statos field. They ove chapper and is

Synchronous motors, but they have lower efficiency Accuracy and Speed. High - power Applications Ac seno motors are scatable for that require High speed Toque reliability. They are commonly used in Industrial machines Robotics CNC Mochinus etc., 2. DC seno motors: DC seno motors are electric motors that operate an . Direct current (DC). They have a permanent magnet statos that generate a fixed magnetic field and a wound noted that notates when a correct is applied. DC servo motors can be further divided in to 24pg @ Brushed @ Bowhless Bowhed DC sono motors have a commutator and boushes that switch the current direction in the noted windings. They are simple "max pensive easy to control but lowers efficiency life spon and speed due to friction and wear of brushless.

Bowhley DC servo motors have an electronic controller that switches the arrent direction in the States windings. They are more efficient Durable and -fast then boushed motor, but they require a more supplied controller rola position sensor. DC seno motors are suitable for low-power applications that require High precision Ruponsiveness and Smooth motion. They are commonly used in Hobby Projecti · CO DVD Phyer etc., 3. Linear servo motos: These are electric motos that produce linear motion instead of notary motion. They have a stationary part colled a folcer(or) primary that contain coils (00) magneti, and a moving port called a platen or secondary that contains magnet (a) Iron cores. These are somided in to two types

@ Iron-core
B Iron less.

* Inon-core linear seno notox have "non core in the platen that interact with the magnetic field of the forcer. They have thigh force donsity stiffness accuracy but they also have thigh cogging force weight and theat generation. + Iron less linear sono motors have no iron cores In the platen, only magnets. They have low cogging face weight and Heat generation, but they also have a low free density density stiffness and accuracy. Linear some motors are suitable for applications that require High speed acceleration and precision over long distances. They are commonly used in semiconductor Manufacturing, Metrology, laser cutting, etc.,

-Applications of sono motors: It have a worde range of applications in various field and Industries: some of the common applications are 1. Robotics - servo motors are used to provide precise motion and force 4. Medical equipment: for nobotic arms
legs
Jointi
quippers etc. sonomotous are wed to operate various medical devices and instruments sich as surgical roboti scanners. They enable noboti to perform tooks such They enable medical equipment prckmag plaemy welding owembling etc., plaemay to perform prease and welding sale opoxations and . 3. Automated Manufacturing -2. CNC Machinery - seno motos sonomotors are used to one and to drive the oxin control the movement and of CNC machines such as latches mills
Rosters etc., position of various component and devices in automated Moral, systems. such as conveyors They enoble CNC machines to localers unlocalers etc. perform accurate and complex Machineng operations such as

Orillmg

engrowing etc.,

They enable automated mondating splens to achieve thigh productivity and audity. INTRODUCTION TO

Basic architectural features

physical Memory

software Took

Introduction to Interrupts

Intempt Heraschy

Interrupt control Registers

C2xx Asp cpu and Instruction set:

Introduction - y code Generation

components of the C2XX DSP core

Mapping External Devices to the CXXX code

Peripheral interface

System configuration regulers

Memoly

Memory Addressing Modes

-Assembly programming Using the C2xx DSp-Drustoction set.

UNIT 4

INTRODUCTION TO TMS320LF2407 DSP CONTROLLER

INTRODUCTION

The Texas Instruments TMS320LF2407 DSP Controller (referred to as the LF2407 in this text) is a programmable digital controller with a C2xx DSP central processing unit (CPU) as the core processor. The LF2407 contains the DSP core processor and useful peripherals integrated onto a single piece of silicon. The LF2407 combines the powerful CPU with on-chip memory and peripherals. With the DSP core and control-oriented peripherals integrated into a single chip, users can design very compact and cost-effective digital control systems.

The LF2407 DSP controller offers 40 million instructions per second (MIPS) performance. This high processing speed of the C2xx CPU allows users to compute parameters in real time rather than look up approximations from tables stored in memory. This fast performance is well suited for processing control parameters in applications such as notch filters or sensor less motor control algorithms where a large amount of calculations must be computed quickly. While the "brain" of the LF2407 DSP is the C2xx core, the LF2407 contains several control-orientated peripherals onboard (see Fig. 3.1). The peripherals on the LF2407 make virtually any digital control requirement possible. Their applications range from analog to digital conversion to pulse width modulation (PWM) generation. Communication peripherals make possible the communication with external peripherals, personal computers, or other DSP processors. Below is a brief listing of the different peripherals onboard the LF2407 followed by a graphical layout depicted in Fig. 3.1.

The LF2407 peripheral set includes:

- Two Event Managers (A and B)
- General Purpose (GP) timers
- PWM generators for digital motor control
- · Analog-to-digital converter
- · Controller Area Network (CAN) interface




Figure 3.1 Graphical overview of DSP core and peripherals on the LF2407.

Brief Introduction to Peripherals

The following peripherals are those that are integrated onto the LF2407 chip. Refer to Fig. 1.1 to view the pin-out associated with each peripheral.

Introduction to TMS320LF2407 DSP CONTROLLER

- * The Taxa Instruments TMS320LF2407 DSP controllers is a programmable digital controller with a C2XX DSP central processing unit (CPU) as the core processed.
 - The Lf2407 contains the DSP core processor and useful peripherals integrated on to
- on single prece of silicon,

 so, wers can degign very compact and cost effective digital controllaps.

 The LF2407 combines the powerful cpu with on-chipMen any

 and the peripherals.
 - The LFQUOT DSP controller offers (40 MIPS)
 40 million instructions per second performance.
- This thigh approcessing speed of the C2XX CPU

 allows were to compute parameters in real time

 rather than look up approximations from tables stored in

 memory.
 - * This fast performance is well suited for processing control parameters in applications such as notch filters

sensal less motor control algorithms, where a large amount of calculations must be computed quickly.

The LF2407 contains several control—criented

Planspherals onboard (figure). The peripherals on the

LF2407 make virtually any digital control requirement

Possible.

There applications reason from Analog to digital convenient

their applications range from Analog to digital conversion to pwM (pulse with modulation) generation.

The LF2407 Peripheral set includes:

- 1. Two Event Managers (A and B)
- 2. General purpose (9P) timers
- 3. PWM generators for digital motor control
- 4. Analog to aligntal converter
- 5. Controller Area Network (CAN) Interface
- 6. Several peripheral Interface (SPI) synchronous several port
- 7. Serial comm. Interface (SCI) Asynchronous serial point
- 8. General-purpose Bi-directional digital I/O (9PTO) Plas
- 9. watchdog Timer ("Time out" DSP reset device for system Integrity).

1. Event Marrongers [EVA, EVB]

Two event managers on the LEDUOT

EVA EVE

- motor control.
- * It contains the necessary functions needed to control electromachanical devices.
- * Each EV 18 composed of functional "Blocks" including Timers

comperators and
capture unit the triggering on an event

pwM logic circuit

auadrature - encoder - pulse (aep) crecit

and Interrupt logic

- 2. Analog to Engital converter (ADC)
 - the ADC on the LF2407 18 used whenever an External Analog slg needs to be sampled and converted to a Digital Number.
 - ADC is useful in motor control applications because it allows be current sensing using a shuft resisted instead of an expensive current sensor.

3. Control Area Network (CAN) Module It is a useful peripheral for specific applications of the Lf2407. The CAN module is used for multi-master sessal Communication between external th/w. The CAN bus has a High level of data integrity and is ideal the operation in Noisy environments such as "in an Automobile Industrial Environments that require reliable communication and dota Integrity. SPI and SCI SPI: It is a tigh-speed Synchronous comm. Port that is mainly used for communicating between the OSP and Ext. Peripherals (00) another DSP device. Typically uses of SPI Prolode communication with Ext. shift registers, display drivers (or) : It is an Asynchronous comm. Post that supports Asyrchonous scala (UART) digital comm. between cpu and other Asynchronous Penipherals that use the standard NRZ (Non Return to Zero) It is useful in comm. between Ext. olevices and the Dsp.

5. Watch dog Timer (WD): The watch dog timer peripheral monitors 3/w 4 H/w operations and assert a system reset when the internal counter · The wo timer (when enabled) will count to a specific . It is necessary to the users s/w to reset the wothmer Periodically, so that an unwanted reset does not occur. . It for some reason there is a con distription, the watch dog will generate a system reset. Since there are only a finite No. of pms awildle on the LF2407 device, many of the pins are GPIO pins on the Law. their primary function (x) multiplemed to either function. the secondary 9PIO function. In most ocuses, a pine second function will be a general-purpose input/output pin. the apro capability of the LF among is very useful as a means of controlling the functionality of pins and also provides another method to 7/p (01) ofp to and from the device. Nme 16 - bet control registers control all I/o and shared prins.

There are a types of these regulaters.

- (a) the 9 PTO function.
- (Pr DAT DIR)

 Data and Direction control Registers (Pr DAT DIR)

 used to control the data and data Direction

 d Br- directional I/O pins.

7. PLL clock Module: It is bourcally on ilp clock moltiplier that allows the cuser to control the ilp clocking frequency to the DSp core. external to the LFQUOT, a clock reference, (can oscillator | crystal) is generated. This slag is led in to the LF2407 and is mortiplied (or) divided by the PLL. This new (Higher or lower freq.) clock s/g is then used to clock the DSP core. The LF 2407; PLL allows the cur to setect a multiplication factor ranging from 0.5xt00.0x that of the Port. clock s/g. The Default value of the PLL 18 LIX.

8. Memory Allocation spaces: The LF2407 DSP controller has 3 diff. allocations of memory it can uses: proglam and The memay space. Data space is used for program calculations look-up tables and Any other memory used by an Algorithan Data memory can be in the folm of the on-chip Vardom access memory (RAM) or Ext. RAM. Proglam memory is the location of users programe code. programs memory on the LF2407 is either mapped

to the At-chip RAM [Mp]Mc-pm =1)

to the ON-chip flowh memory (MP)Mc-pm=0), depending on the logic values of the MP/Mc-pm. To space is not Really memory, but a virtual marroy orderes used to olp data to Periphords external to the Lf2407.

TMS320Lf2407 DSp controller Proglammable digital controller, CIXX ESP CPU as core processes LF2407 — Sop core processor (CZXX) useful peripherals Interpreted on to single prece of silicon 30, wers design > compact (Red time)

30, wers design > cost effective Digital control sys. powerful and with on-dip memory - Pembhank, High processing speed allows Offers - LIOMIPS performe. (C2XX CPU) uses to dugnin Graphical over view: red time. peopherals on make visitually my digital control requirements possible Lf2407 DSP CORE Their Applications Runge Anna Moctoson ADC to puom generation Trop. pheophoral in Bryll mottember. LF2U07 includes: evt 2 Gp Times | PLOM
3 Gpthre illes
6 compose | PUN offs: comme necessing fuctions to central E Nich. Druck. 2 event Managers (1. . Same) end ev General pupose Timeres 6 -> ex. Army sty sampled and converter in holytal No. pura generate. As Digital motes control -> MMSC blue ext. H.U CAN intedee SPI - Synchronous sound part - and for comm. blu ESP and sitt. Actiphonal - wed for Dtyled comm. How can of Asyn. periphent. and of contolling the functionality of pine; 2 Royana wortch dog Timer -> it monitors slw 4 HIW operations JOMER PLL Clock -> It is basicily an ilpclk multiplies that allows wer to control the i/p c/k frey to Mendy Allocation spaces the Dspcore.

L> 3 ditd, allocations in them.

Event Managers (EVA, EVB)

There are two Event Managers on the LF2407, the EVA and EVB. The Event Manager is the most important peripheral in digital motor control. It contains the necessary functions needed to control electromechanical devices. Each EV is composed of functional "blocks" including timers, comparators, and capture units for triggering on an event, PWM logic circuits, quadrature-encoder-pulse (QEP) circuits, and interrupt logic.

The Analog-to-Digital Converter (ADC)

The ADC on the LF2407 is used whenever an external analog signal needs to be sampled and converted to a digital number. Examples of ADC applications range from sampling a control signal for use in a digital notch filtering algorithm or using the ADC in a control feedback loop to monitor motor performance. Additionally, the ADC is useful in motor control applications because it allows for current sensing using a shunt resistor instead of an expensive current sensor.

The Control Area Network (CAN) Module

While the CAN module will not be covered in this text, it is a useful peripheral for specific applications of the LF2407. The CAN module is used for multi-master serial communication between external hardware. The CAN bus has a high level of data integrity and is ideal for operation in noisy environments such as in an automobile, or industrial environments that require reliable communication and data integrity.

Serial Peripheral Interface (SPI) and Serial Communications Interface (SCI)

The SPI is a high-speed synchronous communication port that is mainly used for communicating between the DSP and external peripherals or another DSP device. Typical uses of the SPI include communication with external shift registers, display drivers, or ADCs. The SCI is an asynchronous communication port that supports asynchronous serial (UART) digital communication between the CPU and other asynchronous peripherals that use the standard NRZ (non-return-to-zero) format. It is useful in communication between external devices and the DSP. Since these communication peripherals are not directly related to motion control applications, they will not be discussed further in this text.

Watchdog Timer (WD)

The Watchdog timer (WD) peripheral monitors software and hardware operations and asserts a system reset when its internal counter overflows. The WD timer (when enabled) will count for a specific amount of time. It is necessary for the user's software to reset the WD timer periodically so that an unwanted reset does not occur. If for some reason there is a CPU disruption, the watchdog will generate a system reset. For example, if the software enters an endless loop or if the CPU becomes temporarily disrupted, the WD timer will overflow and a DSP reset will occur, which will cause the DSP program to branch to its initial starting point. Most error conditions that temporarily disrupt chip operation and inhibit proper CPU function can be cleared by the WD function. In this way, the WD increases the reliability of the CPU, thus ensuring system integrity.

General Purpose Bi-Directional Digital I/O (GPIO) Pins

Since there are only a finite number of pins available on the LF2407 device, many of the pins are multiplexed to either their primary function or the secondary GPIO function. In most cases, a pin's second function will be as a general-purpose input/output pin. The GPIO capability of the LF2407 is very useful as a means of controlling the functionality of pins and also provides another method to input or output data to and from the device. Nine 16-bit control registers control all I/O and shared pins. There are two types of these registers:

- I/O MUX Control Registers (MCRx) Used to control the multiplexer selection that Chooses between the primary function of a pin or the general-purpose I/O function.
- Data and Direction Control Registers (PxDATDIR) Used to control the data and data Direction of bi-directional I/O pins.

Phase Locked Loop (PLL) Clock Module

The phase locked loop (PLL) module is basically an input clock multiplier that allows the user to control the input clocking frequency to the DSP core. External to the LF2407, a clock reference (can oscillator/crystal) is generated. This signal is fed into the LF2407 and is multiplied or divided by the PLL. This new (higher or lower frequency) clock signal is then used to clock the DSP core. The LF2407's PLL allows the user to select a multiplication factor ranging from 0.5X to 4X that of the external clock signal. The default value of the PLL is 4X.

Memory Allocation Spaces

The LF2407 DSP Controller has three different allocations of memory it can use: Data, Program, and I/O memory space. Data space is used for program calculations, look-up tables, and any other memory used by an algorithm. Data memory can be in the form of the on-chip random access memory (RAM) or external RAM. Program memory is the location of user's program code. Program memory on the LF2407 is either mapped to the off-chip RAM (MP/MC-pin =1) or to the on-chip flash memory (MP/MC-=0), depending on the logic value of the MP/MC-pin.

I/O space is not really memory but a virtual memory address used to output data to peripherals external to the LF2407. For example, the digital-to-analog converter (DAC) on the Spectrum Digital evaluation module is accessed with I/O memory. If one desires to output data to the DAC, the data is simply sent to the configured address of I/O space with the "OUT" command. This process is similar to writing to data memory except that the OUT command is used and the data is copied to and outputted on the DAC instead of being stored in memory.

Types of Physical Memory

Random Access Memory(RAM)

The LF2407 has 544 words of 16 bits each in the on-chip DARAM. These 544 words are partitioned into three blocks: B0, B1, and B2. Blocks B1 and B2 are allocated for use only as data memory. Memory block B0 is different than B1 and B2. This memory block is normally configured as Data Memory, and hence primarily used to hold data, but in the case of the B0 block, it can also be configured as Program Memory. B0 memory can be configured as program or data memory depending on the value of the core level "CNF" bit.

- (CNF=0) maps B0 to data memory.
- (CNF=1) maps B0 to program memory.

The LF2407 also has 2K of single-access RAM (SARAM). The addresses associated with the SARAM can be used for both data memory and program memory, and are software configurable to the internal SARAM or external memory.

Non-Volatile Flash Memory

The LF2407 contains 32K of on-chip flash memory that can be mapped to program space if the MP/MC-pin is made logic 0 (tied to ground). The flash memory provides a permanent location to store code that is unaffected by cutting power to the device. The flash memory can be electronically programmed and erased many times to allow for code development. Usually, the external RAM on the LF2407 Evaluation Module (EVM) board is used instead of the flash for code development due to the fact that a separate "flash programming" routine must be performed to flash code into the flash memory. The on-chip flash is normally used in situations where the DSP program needs to be tested where a JTAG connection is not practical or where the DSP needs to be tested as a "stand-alone" device. For example, if a LF2407 was used to develop a DSP control solution to an automobile braking system, it would be somewhat impractical to have a DSP/JTAG/PC interface in a car that is undergoing performance testing.

Software Tools

- Texas Instruments Code Composer Studio (CCS) is a user friendly windows based debugger for developing and debugging software for LF2407.
- CCS allows user to write and debug code in C or assembly language.

Features

- User friendly windows environment
- Ability to use code written in C and Assembly language
- Memory displays and on the fly editing capability
- Disassembly window for debugging
- Source level debugging (allows stepping through and setting break points in original source code)
- · CPU register visibility and modification
- Real time debugging
- Various single step by step, over/ step into command icons

- · Ability to display data in graph formats
- General Extension Language capability (GEL) allows the user to create functions that extend the usefulness of CCS.

Introduction to the C2xx DSP Core and Code Generation

The heart of the LF2407 DSP Controller is the C2xx DSP core. This core is a 16-bit fixed point processor, meaning that it works with 16-bit binary numbers. One can think of the C2xx as the central processor in a personal computer. The LF2407 DSP consists of the C2xx DSP core plus many peripherals such as Event Managers, ADC, etc., all integrated onto one single chip.

The Components of the C2xx DSP Core

The DSP core (like all microprocessors) consists of several subcomponents necessary to perform arithmetic operations on 16-bit binary numbers. The following is a list of the multiple subcomponents found in the C2xx core which we will discuss further:

- A 32-bit central arithmetic logic unit (CALU)
- A 32-bit accumulator (used frequently in programs)
- · Input and output data-scaling shifters for the CALU
- · A (16-bit by 16-bit) multiplier
- · A product-scaling shifter
- Eight auxiliary registers (AR0 AR7) and an auxiliary register arithmetic unit (ARAU)

Each of the above components is either accessed directly by the user code or is indirectly used during the execution of an assembly command.

Central Arithmetic Logic Unit (CALU)

The C2xx performs 2s-complement arithmetic using the 32-bit CALU. The CALU uses 16-bit words taken from data memory, derived from an immediate instruction, or from the 32-bit multiplier result. In addition to arithmetic operations, the CALU can perform Boolean operations. The CALU is somewhat transparent to the user. For example, if an arithmetic command is used, the user only needs to write the command and later read the output from the appropriate register. In this sense, the CALU is "transparent" in that it is not accessed directly by the user.

Accumulator

The accumulator stores the output from the CALU and also serves as another input to the CALU (many arithmetic commands perform operations on numbers that are currently stored in the accumulator; versus other memory locations). The accumulator is 32 bits wide and is divided into two sections, each consisting of 16 bits. The high-order bits consist of bits 31 through 16, and the low-order bits are made up of bits 15 through 0. Assembly language instructions are provided for storing the high- and low-order accumulator words to data memory. In most cases, the accumulator is written to and read from directly by the user code via assembly commands. In some instances, the accumulator is also transparent to the user (similar to the CALU operation in that it is accessed "behind the scenes").

Scaling Shifters

The C2xx has three 32-bit shifters that allow for scaling, bit extraction, extended arithmetic, and overflow-prevention operations. The scaling shifters make possible commands that shift data left or right. Like the CALU, the operation of the scaling shifters is "transparent" to the user. For example, the user needs only to use a shift command, and observe the result. Any one of the three shifters could be used by the C2xx depending on the specific instruction entered. The following is a description of the three shifters:

• Input data-scaling shifter (input shifter): This shifter left-shifts 16-bit input data by 0 to 16 bits to align the data to the 32-bit input of the CALU. For example, when the user uses a command such as "ADD 300h, 5", the input shifter is responsible for first shifting the data in memory address "300h" to the left by five places before it is added to the contents of the accumulator.

- Output data-scaling shifter (output shifter): This shifter left-shifts data from the accumulator
 by 0 to 7 bits before the output is stored to data memory. The content of the accumulator
 remains unchanged. For example, when the user uses a command such as "SACL 300h, 4",
 the output shifter is responsible for first shifting the contents of the accumulator to the left by
 four places before it is stored to the memory address "300h".
- Product-scaling shifter (product shifter): The product register (PREG) receives the output
 of the multiplier. The product shifter shifts the output of the PREG before that output is sent
 to the input of the CALU. The product shifter has four product shift modes (no shift, left shift
 by one bit, left shift by four bits, and right shift by six bits), which are useful for performing
 multiply/accumulate operations, fractional arithmetic, or justifying fractional products.

Multiplier

The multiplier performs 16-bit, 2s-complement multiplication and creates a 32-bit result. In conjunction with the multiplier, the C2xx uses the 16-bit temporary register (TREG) and the 32-bit product register (PREG).

The operation of the multiplier is not as "transparent" as the CALU or shifters. The TREG always needs to be loaded with one of the numbers that are to be multiplied. Other than this prerequisite, the multiplication commands do not require any more actions from the user code. The output of the multiply is stored in the PREG, which can later be read by the user code.

Auxiliary Register Arithmetic Unit (ARAU) and Auxiliary Registers

The ARAU generates data memory addresses when an instruction uses indirect addressing to access data memory (more on indirect addressing will be covered later along with assembly programming). Eight auxiliary registers (AR0 through AR7) support the ARAU, each of which can be loaded with a 16-bit value from data memory or directly from an instruction. Each auxiliary register value can also be stored in data memory. The auxiliary registers are mainly used as "pointers" to data memory locations to more easily facilitate looping or repeating algorithms. They are directly written to by the user code and are automatically incremented or decremented by particular assembly instructions during a looping or repeating operation. The auxiliary register pointer (ARP) embedded in status register ST0 references the auxiliary register. The status registers (ST0, ST1) are core level registers where values such as the Data Page (DP) and ARP located.

Mapping External Devices to the C2xx Core and the Peripheral Interface

LF2407 contains many peripherals that need to be accessed by c2xx core.


Each peripheral is mapped to a corresponding block of data memory addresses.

Each corresponding block contains configuration registers, input registers, output registers and status registers.

Each peripheral is accessed by simply writing to the appropriate registers in data memory provided the peripheral clock is enabled.

Functional Block Diagram of LF2407 DSP Controller

All on chip peripherals are accessed through peripheral bus (PBUS).



System Configuration Registers

The System Control and Status Registers (SCSR1, SCSR2) are used to configure or display fundamental settings of the LF2407. For example, these fundamental settings include the clock speed (clock pre-scale setting) of the LF2407, which peripherals are enabled, microprocessor/microcontroller mode, etc. Bits are controlled by writing to the corresponding data memory address or the logic level on an external pin as with the microprocessor/microcontroller (MP/MC) select bit. The bit descriptions of these two registers (mapped to data memory) are listed below.

System Control and Status Register 1 (SCSR1) - Address 07018h

15	14	13	12	11	10	9	8
Reserved	CLKSRC	LPM1	LPMO	CLK PS2	CLK PS1	CLK PS0	Reserved
R-0	RW-0	RW-0	RW-0	RW-1	RW-1	RW-1	R-0
7	6	5	4	3	2	. 1	0
ADC CLKEN	SCI CLKEN	SPI CLKEN	CAN CLKEN	EVB CLKEN	EVA CLKEN	Reserved	ILLADR
RW-0	RW-0	RW-0	RW-0	RW-0	RW-0	R-0	RC-0

Note: R = read access, W = write access, C = clear, -0 = value after reset.

Bit 15 Reserved

Bit 14 CLKSRC. CLKOUT pin source select

- 0 CLKOUT pin has CPU Clock (40 MHz on a 40-MHz device) as the output
- 1 CLKOUT pin has Watchdog clock as the output

Bits 13-12 LPM (1:0). Low-power mode select

These bits indicate which low-power mode is entered when the CPU executes the IDLE instruction. Description of the low-power modes:

LPM(1:0)	Low-Power mode selected
00	IDLE1 (LPM0)
01	IDLE2. (LPM1)
1x	HALT (LPM2)

Bits 11-9

PLL Clock prescale select. These bits select the PLL multiplication factor for the input clock.

CLK PS2	CLK PS1	CLK PS0	System Clock Frequency
0	0	0	4 x F _{in}
0	0	1	2 x F _{in}
0	1	0	1.33 x F _{in}
0	1	1	1 x F _{in}
1	0	0	0.8 x F _{in}
1	0	1	0.66 x F _{in}
1	1	0	0.57 x F _{in}
1	1	1	0.5 x F _{in}

Note: Fe is the input clock frequency.

Bit 8 Reserved

Bit 7 ADC CLKEN, ADC module clock enable control bit.

- 0 Clock to module is disabled (i.e., shut down to conserve power).
- Clock to module is enabled and running normally.

Bit 6 SCI CLKEN. SCI module clock enable control bit.

- 0 Clock to module is disabled (i.e., shut down to conserve power).
- Clock to module is enabled and running normally.

Bit 5 SPI CLKEN. SPI module clock enable control bit

- 0 Clock to module is disabled (i.e., shut down to conserve power)
- 1 Clock to module is enabled and running normally

Bit 4 CAN CLKEN. CAN module clock enable control bit

- 0 Clock to module is disabled (i.e., shut down to conserve power)
- 1 Clock to module is enabled and running normally

Bit 3 EVB CLKEN. EVB module clock enable control bit

- 0 Clock to module is disabled (i.e., shut down to conserve power)
- 1 Clock to module is enabled and running normally

Bit 2 EVA CLKEN. EVA module clock enable control bit

- 0 Clock to module is disabled (i.e., shut down to conserve power)
- 1 Clock to module is enabled and running normally

Note: In order to modify/read the register contents of any peripheral, the clock to that peripheral must be enabled by writing a 1 to the appropriate bit.

Bit 1 Reserved

Bit 0 ILLADR. Illegal Address detect bit

If an illegal address has occurred, this bit will be set. It is up to software to clear this bit following an illegal address detects. This bit is cleared by writing a 1 to it and should be cleared as part of the initialization sequence. Note: An illegal address will cause a Non-Mask able Interrupt (NMI).

System Control and Status Register 2 (SCSR2) - Address 07019h

			15	8-8			
			Rese	erved			
			RV	V-0			
7	6	5	4	3	2	1	0
Reserved	I/P QUAL	WD OVERRIDE	XMIF HI-Z	BOOT EN	MP/MC	DON	PON
	RW-0	RC-1	RW-0	RW-BOOT EN pin	RW- MP/MC pin	RW-1	RW-1

Note: R = read access, W = write access, C = clear, -0 = value after reset.

Bits 15–7 Reserved. Writes have no effect; reads are undefined Bit 6 Input Qualifier Clocks.

An input-qualifier circuitry qualifies the input signal to the CAP1-6, XINT1/2, ADCSOC, and PDPINTA/B pins in the 240xA devices. The I/O functions of these pins do not use the input-qualifier circuitry. The state of the internal input signal will change only after the pin is held high/low for 6 (or 12) clock edges. This ensures that a glitch smaller than (or equal to) 5 (or 11) CLKOUT cycles wide will not change the internal pin input state. The user must hold the pin high/low for 6 (or 12) cycles to ensure that the device will see the level change. This bit determines the width of the glitches (in number of internal clock cycles) that will be blocked. Note that the internal clock is not the same as CLKOUT, although its frequency is the same as CLKOUT.

- 0 The input-qualifier circuitry blocks glitches up to 5 clock cycles long
- 1 The input-qualifier circuitry blocks glitches up to 11 clock cycles long

Note: This bit is applicable only for the 240xA devices, not for the 240x devices because they lack an input-qualifier circuitry.

Bit 5 Watchdog Override. (WD protect bit)

After RESET, this bit gives the user the ability to disable the WD function through software (by setting the WDDIS bit = 1 in the WDCR). This bit is a clear-only bit and defaults to a 1 after reset.

Note: This bit is cleared by writing a 1 to it.

- O Protects the WD from being disabled by software. This bit cannot be set to 1 by software. It is a clear-only bit, cleared by writing a 1.
- This is the default reset value and allows the user to disable the WD through the WDDIS bit in the WDCR. Once cleared, however, this bit can no longer be set to 1 by software, thereby protecting the integrity of the WD timer.

Bit 4 XMIF Hi-Z Control

This bit controls the state of the external memory interface (XMIF) signals.

- 0 XMIF signals in normal driven mode; i.e., not Hi-Z (high impedance).
- 1 All XMIF signals are forced to Hi-Z state.

Bit 3 Boot Enable

This bit reflects the state of the BOOT_EN / XF pin at the time of reset. After reset and device has "booted up", this bit can be changed in software to re-enable Flash memory visibility or return to active Boot ROM.

- 6 Enable Boot ROM Address space 0000 00FF is now occupied by the onchip Boot ROM Block. Flash memory is totally disabled in this mode. Note: There is no on-chip boot ROM in ROM devices (i.e., LC240xA)
- 1 Disable Boot ROM Program address space 0000 7FFF is mapped to onchip Flash memory in the case of LF2407A and LF2406A. In the case of LF2402A, addresses 0000 – 1FFF are mapped

Bit 2 Microprocessor/Microcontroller Select

This bit reflects the state of the MP/MC pin at time of reset. After reset, this bit can be changed in software to allow dynamic mapping of memory on and off chip.

- 0 Set to Microcontroller mode Program Address range 0000 7FFF is mapped internally (i.e., Flash)
- Set to Microprocessor mode Program Address range 0000 7FFF is mapped externally (i.e., customer provides external memory device.)

Bits 1-0 SARAM Program/Data Space Select

DON PON SARAM status

- 0 SARAM not mapped (disabled), address space allocated to external memory
- 0 1 SARAM mapped internally to Program space
- 1 0 SARAM mapped internally to Data space
- 1 SARAM block mapped internally to both Data and Program spaces.

This is the default or reset value

Memory Addressing Modes

There are three basic memory addressing modes used by the C2xx instruction set. The three modes are:

- · Immediate addressing mode (does not actually access memory)
- · Direct addressing mode
- · Indirect addressing mode

Immediate Addressing Mode

In the immediate addressing mode, the instruction contains a constant to be manipulated by the instruction. Even though the name "immediate addressing" suggests that a memory location is accessed, immediate addressing is simply dealing with a user-specified constant which is usually included in the assembly command syntax. The "#" sign indicates that the value is an immediate address (just a constant). The two types of immediate addressing modes are:

Short-immediate addressing: The instructions that use short-immediate addressing have an 8-bit, 9-bit, or 13-bit constant as the operand.

For example, the instruction:

LACL #44h

; loads lower bits of accumulator with

: Eight-bit constant (44h in this case)

Note: The LACL command will work only with a short 8-bit constant. If you want to load a long 16-bit constant, then use the LACC command.

Long-immediate addressing: Instructions that use long-immediate addressing have a 16-bit constant as an operand. This 16-bit value can be used as an absolute constant or as a 2s-complement value.

For example, the instruction:

LACC #4444h

; loads accumulator with up to a 16-bit

: Constant (4444h in this case)

If you need to use registers or access locations in data memory, you must use either direct or indirect addressing.

Direct Addressing Mode

In direct addressing, data memory is first addressed in blocks of 128 words called data pages. The entire 64K of data memory consists of 512 DPs labeled 0 through 511, as shown in the Fig. 3.2. The current DP is determined by the value in the 9-bit DP pointer in status register ST0. For example, if the DP value is "0 0000 0000", the current DP is 0. If the DP value is "0 0000 0010", the current data page is 2. The DP of a particular memory address can be found easily by dividing the address (in hexadecimal) by 80h.

For example: For the data memory address 0300h, 300h/80h = 6h so the DP pointer is 6h. Likewise, the DP pointer for 200h is 4h.

DP Value	Offset	Data Memory
0 0000 0000	000 0000	
		Page 0: 0000h-007Fh
0 0000 0000	111 1111	
0000 0000 1	000 0000	
		Page 1: 0080h-00FFh
0000 0000 1	111 1111	
0000 0001 0	000 0000	
	San Allenan	Page 2 0100h-017Fh
0000 0001 0	111 1111	Transfer and the Park Salar Profession
+1		
7		2
1111 1111 1	000 0000	
	1	Page 511: FF80h-FFFFh
1111 1111 1	111 1111	r age of the front front

Figure 3.2 Data pages and corresponding memory ranges.

In addition to the DP, the DSP must know the particular word being referenced on that page. This is determined by a 7-bit offset. The 7-bit offset is simply the 7 least significant bits (LSBs) of the memory address. The DP and the offset make up the 16-bit memory address (see Fig. 3.3).




Figure 3.3 Data page and offset make up a 16-bit memory address.

When you use direct addressing, the processor uses the 9 DP bits and the 7 LSBs of the instruction to obtain the true memory address. The following steps should be followed when using direct addressing:

Set the DP. Load the appropriate value (from 0 to 511 in decimal or 0-1FF in hex) into the DP. The easiest way to do this is with the LDP instruction. The LDP instruction loads the DP directly to the ST0 register without affecting any other bits of the ST0.

LDP #0E1h ; sets the data page pointer to E1h

Or

LDP #225 ; sets the data page pointer to 225 decimal

: Which is E1 in hexadecimal

Specify the offset. For example, if you want the ADD instruction to use the value at the second address of the current data page, you would write: ADD 1h

If the data page points to 300h, then the above instruction will add the contents of 301h to the accumulator

Note: You do not have to set the data page prior to every instruction that uses direct addressing. If all the instructions in a block of code access the same data page, you can simply load the DP before the block. However, if various data pages are being accessed throughout the block of code be sure the DP is changed accordingly.


Examples of Direct Addressing

In Example 1, the first instruction loads the DP with 0 0000 01002 to set the current data page to 4. The ADD instruction then references a data memory address that is generated as


shown following the program code. Before the ADD instruction is executed, the opcode is loaded into the instruction register. Together, the DP and the seven LSBs of the instruction register form the complete 16-bit address, 0000 0010 0000 1001₂ (0209h).

In Example 2, the ADD instruction references a data memory address that is generated as shown following the program code. For any instruction that performs a shift of 16, the shift value is not embedded directly in the instruction word; instead, all eight MSBs contain an opcode that not only indicates the instruction type, but also a shift of 16. The eight MSBs of the instruction word indicate an ADD with a shift of 16.

Example 1 Using Direct Addressing with ADD (Shift of 0 to 15)




Example 2 Using Direct Addressing with ADD (Shift of 16)



In Example 3, the ADDC instruction references a data memory address that is generated as shown following the program code. You should note that if an instruction does not perform shifts (such as the ADDC instruction), all eight MSBs of the instruction contain the opcode for the instruction type.

Example 3 Using Direct Addressing with ADDC



Indirect Addressing Mode

Indirect addressing is a powerful way of addressing data memory. Indirect addressing mode is not dependent on the current data page as is direct addressing. Instead, when using indirect addressing you load the memory space that you would like to access into one of the auxiliary registers (ARx). The current auxiliary register acts as a pointer that points to a specific memory address.

The register pointed to by the ARP is referred to as the current auxiliary register or current AR. To select a specific auxiliary register, load the 3-bit auxiliary register pointer (ARP) with a value from 0 to 7. The ARP can be loaded with the MAR instruction or by the LARP instruction. An ARP value can also be loaded by using the ARx operand after any instruction that supports indirect addressing as seen below.

Example of using MAR:

ADD *, ARI ; Adds using current *, then makes ARI the

; New current AR for future uses

Example of using LARP

LARP #2 : this will make AR2 the current AR

The C2xx provides four types of indirect addressing options:

- No increment or decrement. The instruction uses the content of the current auxiliary register as the data memory addresses but neither increments nor decrements the content of the current auxiliary register.
- Increment or decrement by 1. The instruction uses the content of the current auxiliary register as the data memory address and then increments or decrements the content of the current auxiliary register by one.
- Increment or decrement by an index amount. The value in AR0 is the index amount.
 The instruction uses the content of the current auxiliary register as the data memory address and then increments or decrements the content of the current auxiliary register by the index amount.
- Increment or decrement by an index amount using reverse carry. The value in AR0 i
 the index amount. After the instruction uses the content of the current auxiliary register as
 the data memory address, that content is incremented or decremented by the index

amount. The addition and subtraction process is accomplished with the carry propagation reversed and is useful in fast Fourier transforms algorithms.

Table 3.1 displays the various operands that are available for use with instructions while using indirect addressing mode.


Operand	Option	Example
•	No increment or decrement	LT * loads the temporary register TREG with the content of the data memory address referenced by the current AR.
٠.	Increment by 1	LT *+ loads the TREG with the content of the data memory address referenced by the current AR and then adds 1 to the content of the current AR.
•	Decrement by 1	LT *- loads the TREG with the content of the data memory address referenced by the current AR and then subtracts 1 from the content of the current AR.
*0+	Increment by index amount	LT *0+ loads the TREG with the content of the data memory address referenced by the current AR and then adds the content of AR0 to the content of the current AR.
*0-	Decrement by index amount	LT *0. loads the TREG with the content of the data memory address referenced by the current AR and then subtracts the content of AR0 from the content of the current AR.
*BR0+	Increment by index amount, adding with reverse carry	LT *BR0+ loads the TREG with the content of the data memory address referenced by the current AR and then adds the content of AR0 to the content of the current AR, adding with reverse carry propagation.
*BR0-	Decrement by index amount, subtracting with reverse carry	LT *BR0. loads the TREG with the content of the data memory address referenced by the current AR and then subtracts the content of AR0 from the content of the current AR subtracting with bit reverse carry propagation.

Table 3.1 Indirect addressing operands.

Examples of Indirect Addressing


Example 1 illustrates how the instruction register is loaded with the value shown when the ADD instruction is fetched from program memory.

Example 1. Indirect Addressing-No Increment or Decrement



Example 2, illustrates how the instruction register is loaded with the value shown when the ADD instruction is fetched from program memory.

Example 2. Indirect Addressing-Increment by 1



Example 3. Indirect Addressing - Decrement by 1

```
ADD *-,8 ;Operates as in Example ! , but in ;addition, the current auxiliary register ;is decremented by one.
```

Example 4. Indirect Addressing-Increment by Index Amount

```
ADD *0+,8 ;Operates as in Example 1 , but in ;addition, the content of register AR0 ;is added to the current auxiliary ;register.
```

Example 5. Indirect Addressing-Decrement by Index Amount

```
ADD *0-,8 ;Operates as in Example 1 , but in ;addition, the content of register AR0 ;is subtracted from the current auxiliary ;register.
```

Assembly Programming Using the C2xx DSP Instruction Set

The complete detailed instruction set for the C2xx DSP core can be found in the Texas Instruments TMS320F/C24x DSP Controllers Reference Guide: CPU and Instruction Set; Literature Number: SPRU160C. This reference guide contains a complete descriptive listing on syntax, operands, binary opcode, instruction execution order, status bits affected by the instruction, number of memory words required to store the instruction, and clock-cycles used by the instruction. The Texas Instruments documentation on the assembly instruction set is very well written. Each assembly instruction has a complete explanation of the instruction, all optional operands, and several examples of the instructions used. Since including the instruction set and complete documentation would make this book excessively long, we will assume the reader has access to the documentation referred to above.

We will therefore focus on developing code, not the instruction set itself. Each command starts with the basic assembly instruction. Each command supports specific addressing modes and options. For example, the ADD command will work with direct, indirect, and immediate addressing. In addition to the basic command, many instructions have additional options that may be used with the instruction. For example, the ADD command supports left shifting of the data before it is added to the accumulator.

The following is the instruction syntax for the ADD command:

```
ADD dma [, shift] ; Direct addressing
```

The following is a list of the various notations used in C2xx syntax examples:

Italics Italic symbols in instruction syntax represent variables.

Example:

LACC dma, you can use several ways to address the dma (data memory address).

Or

LACC 200h

Or

LACC v , where "v" is any variable assigned to data memory

Where *, 200h, and v are the data memory addresses

Boldface Characters Boldface characters must be included in the syntax.

Example:

LAR dma, 16 ; direct addressing with left shift of 16

LAR AR1, 60h, 16 : load auxiliary AR1 register with the memory contents of 60h that

was left shifted 16 bits

Example:

LACC dma. [shift] ; optional left shift from 0, 15; defaults to 0

LACC main_counter, 8 ; shifts contents of the variable "main_counter" data 8 places to

the left before loading accumulator

[] An optional operand may be placed in the placed here.

Example:

LACC ind [. shift [. AR n]] Indirect addressing

LACC * ; load Accum. W/contents of the memory

: Location pointed to by the current AR.

LACC *, 5 ; load Accum. With the contents of the memory

: Location pointed to by the current AR after

: The memory contents are left shifted by 5

: Bits.

LACC *, 0, AR3 ; load Accum. With the contents of the memory

; Location pointed to by the current AR after

; The memory contents are left shifted by 5

; Bits. Now you have the option of choosing

; A new AR. In this case, AR3 will become the

: New AR.

[, x1 [, x2]] Operands x1 and x2 are optional, but you cannot include x2 without also including x1.

It is optional when using indirect addressing to modify the data. Once you supply a left shift value from 0...15 (even a shift of 0), then you have the option of changing to a new current auxiliary register (AR).

The # sign is prefix that signifies that the number used is a constant as opposed to memory location.

Example:

RPT #15 ; this syntax is using short immediate addressing. It will repeat the next

instruction 15+1 times.

LACC #60h ; this will load the accumulator with the

; Constant 60h

LACC 60h : However, this instruction will load the

: Accumulator with the contents in the data

; Memory location 60h, not the constant #60h

We will now provide a few examples of using the instruction set. Example 2.1 performs a few arithmetic functions with the DSP core and illustrates the nature of assembly programming. Programming with the assembly instruction set is somewhat different than languages such as C. In a high-level language, to add two numbers we might just code "c = a + b". In assembly, the user must be sure to code everything that needs to happen in order for a task to be executed. Take the following example:

Example 2.1 - Add the two numbers "2" and "3":

LDP #6h ; loads the proper DP for dma 300h

SPLK #2, 300h : store the number "2" in memory address 300h

LACL #3 ; load the accumulator with the number "3"

ADD 300h adds contents of 300h ("2") to the contents

; of the accumulator ("3"), accumulator = 5

Another way:

LDP #6h ; loads the proper DP for dma 300h

SPLK #2h, 300h ; store the number "2h" in memory address

: 300h

SPLK #3h, 301h ; stores the number "3h" into memory address

: 301h

LACL 300h ; load the accumulator with the contents in

; Memory location 300h

ADD 301h ; adds contents of memory address 301h ("3h")

; To the contents of the accumulator ("2h")

:accumulator = 5h

Looping algorithms are very common in all programming languages. In high-level languages, the "For" and "While" loops can be used. However, in assembly, we need a slightly different approach to perform a repeating algorithm. The following example is an algorithm that stores the value "1" to memory locations 300h, 301h, 302h, 303h, and 304h.

Example 2.2- Looping Algorithm Using the Auxiliary Register

LAR ARO, #4 ; load auxiliary register 0 with #4

LAR AR1, #300h ; this AR will be used as a memory pointer

LACL #1h ; loads "1" into the accumulator

LOOPER MAR *, AR1 ; makes AR1 the next current AR

SACL *+, ARO ; writes contents of accumulator to address

; pointed to by AR1, the "+" increments AR1

: By 1, next current AR is ARO

BANZ LOOPER ; branch to LOOPER while current AR is not 0;

decrements current AR by 1 and branches


; back to LOOPER

One might wonder if assembly language is so tedious to use, why not just program in a high-level language all the time. When code written in a high level language is compiled into assembly, the length of the code increases substantially. For example, if an assembly program takes up 50 lines, the same program written in C might take 150 lines after it is compiled. For this reason, code written in assembly almost always executed faster and uses less memory than high-level language code.

Memory Maps

Program Memory

– When a program is loaded to LF2407, the code resides in and run from program memory space. In addition, program memory can also store immediate operands and table information.



Two factors determine the configuration of program memory - CNF bit and MP/MC Pin

- CNF bit
- Determines if B0 memory is in on chip program space.
- If 0, 256 words are mapped as external memory
- If 1, 256 words of DARAM B0 are configured for Program Space.
- MP/MC Pin
- 0 Device is configured in microcontroller mode. Flash memory is accessible.
- 1- Device is configured in microprocessor mode. Program memory is mapped to external memory.


Data Memory


 For the execution of a program, it is necessary to store calculation results or look up tables in memory – data memory

- To store a value to data memory address, the corresponding memory block must reside in data memory space.
- Blocks B1 and B2 Data Space
- Block B0 and SARAM for Program or Data Space
- In addition, data memory space can access on chip configuration registers and peripherals.

Input / Output space (I/O)

- It is used for accessing external peripherals such as DAC...
- · Within program, data and I/O space are addresses that are reserved for system functionality.





Introduction to Interrupts

- The interrupts on the LF2407 allow the device hardware to trigger the C2xx DSP core to break from
 the current task, branch to a new section of code and start a new task, then return back to the initial task.
- New task-ISR
- · Interrupt Request Sequence
- There are two levels of interrupt hierarchy in the LF2407.
- There is an interrupt flag bit and an interrupt enable bit located in each peripheral configuration register for each event that can generate an interrupt.
- The interrupt enable bit acts as a "gate".




Figure 4.1 Interrupt hierarchy in the LF2407 (Courtesy of Texas Instruments)

If the interrupt enable bit is not set, then the setting of the peripheral flag bit will not be able to generate an interrupt signal.

- If the enable bit is set, then the peripheral flag bit will generate an interrupt signal. That interrupt signal will then leave the peripheral level and go to the next hierarchal level.
- Once an interrupt signal leaves the peripheral level, it is then multiplexed through the Peripheral Interrupt Expansion (PIE) module.
- The PIE module takes the many individual interrupts and groups them into six priority levels (INT1 through INT6).
- Once an interrupt reaches the PIE, a code identifying the individual interrupt is loaded into the Peripheral Interrupt Vector Register (PIVR).
- This allows the ISR to determine which interrupt was actually asserted when multiple interrupts from the same level occur.
- After passing through the PIE module, the interrupt request signal has now entered the upper level of hierarchy or the "CPU level".
- · CPU Level:
- Each of the six levels has a corresponding flag bit in the Interrupt Flag Register (IFR).
- Additionally there is an Interrupt Mask Register (IMR) which acts similar to the interrupt enable bits at the peripheral level.
- · Each of the six bits in the IMR behaves as a "gate" to each of the corresponding six bits in the IFR.
- If the corresponding bits in both the IFR and IMR are both set, then the interrupt request signal can continue through to the C2xx core itself.
- Once the interrupt request signal has entered the CPU level and has passed through the IFR/IMR, there is
 one more gateway the signal must pass through in order to cause the core to service the interrupt.
- The Interrupt Mask (INTM) bit must be cleared for the interrupt signal to reach the core.
- The INTM bit and the peripheral level flag bit must be cleared "manually" via Interrupt Control Register

Interrupt Control Register

The three registers are used at the CPU level.

- IFR-Interrupt Flag Register at the beginning of the CPU level
- IMR-Interrupt Mask Register
- PIVR-Peripheral Interrupt Vector Register-At the peripheral Level.
- In addition INTM bit at the CPU level provides the "gateway" that the interrupt must pass through to

reach the core.

Interrupt Flag Register

- IFR is used to identify and clear the pending interrupts at the CPU level and contains the interrupt flag bits for the maskable interrupt priorities INT1-INT6.
- After the interrupt is serviced, the IFR bit corresponding to the interrupt is automatically cleared.
- · When the interrupt is acknowledged ,only the IFR bit is cleared automatically.
- IFR pertain to interrupts at the CPU level only. All peripherals have their own interrupts mask and flag bits in their respective control / configuration bits.

Interrupt Flag Register (IFR) - Address 0006h

15-6	5	4	3	2	1	0
Reserved	INT6 flag	INT5 flag	INT4 flag	INT3 flag	INT2 flag	INT1 flag
0	RW1C-0	RW1C-0	RW1C-0	RW1C-0	RW1C-0	RW1C-0

INTERRUPT MASK REGISTER (IMR)

- It is a 16 bit register which contains mask bits for each of the six interrupt priority levels INT1 -INT6.
- When an IMR bit is '0' the corresponding interrupt is masked (halted at the CPU level).
- · IMR may also be used to identify which interrupts are masked or unmasked.

L	15-6	5	4	3	2	1	0
	Reserved	INT6 mask	INT5 mask	INT4 mask	INT3 mask	INT2 mask	INT1 mass
	0	RW	RW	RW1	RW	RW	RW

PERIPHERAL INTERRUPT VECTOR REGISTER (PIVR)

- PIVR is a 16 bit read only register.
- Each interrupt has a unique code which is loaded into PVIR when in the PIE module.
- This assures that the different priorities happen simultaneously, the higher priority interrupt will be serviced first.

Peripheral Interrupt Vector Register (PIVR) - Address 701EH

15	14	13	12	11	10	9	tt
V15	V14	V13	V12	V11	V10	V9	VII
R-0	R-0	R-0	R-0	R-0	R-0	R-0 1	R-O O
V7	V6	V.	VA	V3	V2	V1	VO
R-0	R-0	R-0	R-0	R-O	R-O	R-O	R-0

R - Read access.

0 = value after reset.


Bits 15-0 V15-VO.

Interrupt vector. This register contains the peripheral interrupt vector of the most recently acknowledged peripheral interrupt.

External Interrupt Control Registers

The external interrupts (XINT1, XINT2) are controlled by the XINT1CR and XINT2CR control registers, respectively.

If these interrupts are enabled in their control registers, an interrupt will be generated when the XINT1 or XINT2 logic transition occurs for at least 12 CPU clock cycles.



External Interrupt 2 Control Register (XINT2CR) - Address 7071h

15	14-3	2	1	0
XINT2 flag	Reserved	XINT2 polarity	XINT2 priority	XINT2 enable
RC-0	R-0	RW-0	RW-0	RW-0

Note: R = read access, W = write access, C = Clear by writing a 1, -0 = value after reset.

UNIT-I

GATE ARRAYS (FPGA) FIELD PROGRAMMABLE

- Introduction to field programmable GAte orrays
- CPLB Vs -FPGA
- Types of FPGA
- XILUX

XC3000 señes

- configurable logic Blocks (CLB)
- Input outpot Block (IOB)
- (PIP) programmable Interconnect point
- Xilinx 4000 sons
- HOL programming
- Overview of sporton 3E and virter 11 pm from boards_

case study

Introduction to field programmable gate Assays:--> The user or Durgner F = field -> which can be reprogrammed P = Proglammable -> Logic gate - Boolean functions 9 = Gate → In nows and columns A = Assay FPGA: Means is an Integrated direct which can be programmed by user dusigner to implement any Boolean logic on component arranged in nows and columns. * IPGA 18 a Semiconductor device that can be configured by the customer or designer after Monufacturing. Hence the name ou field-programmable. * FPGAs are programmed using a logic discust oborgian or a source code in a HDL' (Hordwore programming long.) * Unlike Asic which can perform a single specific function to life time of the chip and fpgAs can be reprogrammed to perform a different function. thre two kinds of "ctlips" * ASIC - Application specific Integrated arcuit. * FPGA - field programmable gate through * A programmable chip an be program.

med for required functionality.

development activities.

* drip dusigned of particulors

application

→ FPGA Architecture: It has '3' main components * Logic Elements (Les) (01) configurable logic blocks (CLBs) CLB Inter connections, switch Box) (00) switch Matrix SM Input output Blacks (IOBs) (0) I/O pads/I/O Blacks. Topado used selectron logic Symmetrie Array stree the olp of Lut & implement CEF & profemmable 10 Logic Block Flocis (programmable togic Blocks, 210 Bould an logic, SM provide switching blu trecromets. > Switch Block provide dreamenty to come

Bosic fpgA architecture, how two dimensional arrays of Logic Blocks with a means for a user to arrange the interconnection between the logic blocks.

-FPGA BLOCK

Inter connations

connect

Integr

(Programmable

'connections)

Inter

The bouic fpqA arrchitecture how functions discussed below:

"CLB — configurable logic Block includes digital logic

Input

Octputs.

It implements the user logic.

- * Interconnect Provides direction between the logic blocks to implement the user logic.
- * Depending on the logic, switch motrix provides
- · switching between interconnecti.
 - * Do pads used for the outside would to communicate with different applications.
 - Logic Block contains Mux (Multiplexer)


 10 ftp flop

LUT

* LUT implement the combinational logical functions;
the MUX is used for selection logic and

B flip flop stores the olp of the LUT.

The basic building block of the FPGA is the look up Table based function generator. The no. of ilps to the Lut vary from 3,4,6 and even 8 experiments. Now, we have adaptive Luts that provides two olps per single Lut with the implementation of two function generators.



FPGA LOGIC Block

-Applications Bosed FPGA's

Types of fpGAs

Low end fpgAs Mid Range FPGAs thigh end from

1 Low end fpgAs -These types of frans are designed fa low power consumption Low logic density

low complexity per chip.

cyclone family from Altera Examples are

Sporton . " Xilina fusion " " Microsemi and

Mach XO/ICE 40 from Lattice Semicondudos.

These types of FPGAs are the 3 Mid Range IPGAS optimum solution blu the low-end and high-end fpGAs and these are developed os a balance blw the performance and the cost. Gramplus dre Amia from Altera Artik - 7 Kinter - 7 Series from liking IGL002 from microsemi and ecps and ecps series from Lottice Semiconductor. - These types of fpGAs one End fpGAs developed to logic density and high Performance examples ove a stratin family from Altera Vister " " Xilinx Speedster 221 from Actionin > Applications Pro ASIC3 from Microsemi. Dutributed Consumer electronics Security scientific FPGA Video & Droge Instrument -Applications processing Medical A crospace. Defense electionics vorreless Communications

Kilinx fpGA's are well known of running a standard embedded operating system such ous Linux (00) Vx works. And implementing processor peripherals in proglammoble logic. The FPGA Families Virtex -11 Pro Virter -4

Virtex -5 and

Virtex - 6 which have up to

two embedded IBM power pc cores, are specially made to soc (system -on-chip) designers.

Xilinx XC 3000 features (generic features)

- * High performe at different voltages
- * Foot point compatibility. - Devices with in each family are compatible.
 - * Low power consumption High performe
 - * Integrated software
- First FPGA family from Xilmx is XC2000. The
- XC2064 1000 Gate Two members and XC2018 1500 gata
- Ext. Crystal Oscillator \rightarrow
- NO Tri state Buffers
- XACT 1.0 Development System

XC3000 - Schis:

The xc3000- series field programmable gate Arrays (Aparis)

Provide a group of High - performance

High-density

Digital DC's

Some features of XC3000—series are regular,
extendable,
flexible,
user friendly (00)

of configurable elements.

Ilo Blocks CLBs Resources ofor Interconnection.

The XC3000 fpgA families provide avorniety of logic capolities

portage styles

temperoutive vorges and

speed goods

There are now 4 distinct family groupings with in the XC3000 series of TPGA devices: X C3000A family -> enhanced voyong ruses frendly enhancement. -> Johnstial on Arch. and Leatins to reacon but operate normal spoply vity 1334 set might solution the Betton - operating law power Application XC 300L " XC 3100 4 " -> It is performance-extended schooling XB3004 and XC 3100L " -> reterment in thech and folius to xc3000 A bit opent nominal supply. 11/4331 common anchitecture 4 families share a development sho dusign and programming Methodology and also common package pin-out. * XC 3000 A family :- It is an enhanced vexion of the basic XC3000 family, feating additional interconnect resources and other was - friendly enhancements. * XC3000L family: - It is "identical in architectur and features to the X03000-A family, but operaturat a nominal supply vtg of 3.3v. It 1stheright solution for bottery - operated and low-power applications.

XC3100A family: - It is a performance - optimized relative of the xc3000A family, while both families are bitistream and frot point compatible, the xc3100A family extends toggle roles to 370 mHz and informally extends toggle roles to over 80MHz.

System Performance to over 80MHz.

XC3100L family: - The XC3100L 16 identical in and features to the XC3100A family, orichitectures and features to the XC3100A family, but operate at a norminal supply voltage of 3.3 y.

or provide of a mark of the second desired

malay of a great was it and to make

The XC4000 series thigh performance,

the XC4000 series thigh performance,

thigh capacity fpg. is provide


the benefit of custom cmos visi, while avoiding,

the initial cost

long development cycle of

inherent risk of a conventional masked gote

arry.



It is an American technology and semiconductor company that primarily supplies programmable logic devices.

The company "is known for inventing the first commercially viable FPGA field programmable gate Array' and creat the first fabless manufacturing model.

Type Subsidiary

Industry Integlated circuit

founded 1984; 39 40 090

founder James V. Barnett 11

Ross freeman

Bernie

Vonderschmitt

Head Quarters San Jose, california, U.S

Axea served World wilde

key people Dennis segers (choirman)

Victor peng (president, ceo)

Brice Hill (CFO)

Ivo Bolsens (CTO)

Producti FPGAs, CPLOS complex prog. logic Daes.

No. of Employees 4,890 (April 2021)

porrent AMB

webste www.xilinx.com

* Xilmx sells both -FPGAs and CPLOS for electronic equipment manufacturers in end marketi. such as communications Industrial consumer automotive and *It's World's leading "innovator of complete programmable logic data processing. Programmable logic Att in to Engineering curriculure solutions are Engineering labs Research projecti serior Design projecti Deign contesti Universities use programmable Logic in * professor augni application (project, lab Assignment, etc.,) - student creater application with Xilinx s/w took. when Application is final, student implements design in +1/10.

> Xilinx producti Durgn Took	the state of the s
V6.21 Ist software	
* complete s/w package - Design entry schematic, VHBL Verilog - synthesis (XST) Translate Translate Hap Place 2 Ro	
118m	- AND
- parameterizable Cores - parameterizable Cores - state CAD/state Bencher - state Nachme Durgn	Sconload Bistream) \$\ifter 6.21 Device support all Xilima leading from cp20 families 1. New leading - edge device families; are Virtex-11 pro
# HDL Bencher Test Bench Generation	spartan-11 € cool Runner -11
Linux and pc platfams.	2. Ist adventages can be leveraged across various argine cring, courses — Across all device families and design sizes;
	Virter - 11 Virtor Sporten - 11 **CONOXY and cod Rumor XPLA3.

In

Xilinx producti
- cpcos and fPGAs

	hle	lmr	Device	field programmable gate-As
	complex programmable	tige		(FPGA)
	(CPLD)	19		- D
*			*	
1				H D D D D D D D D D D D D D D D D D D D
×	Architecture:		*	Gate away - lite More registers + RAM
	PAL 22 V 10 - like more combinational			medium to thigh
×	Density:		*	Medium to High Ik to 3.2M system gates
	Low - to - medium 0.5 - lok logic gate		y	Applicant dependent up to
4	per fainance:- predictable timin up to 250 MHZ	9		Applicant dependent up to 200MHz today
	up to 250 MHZ	today		day and the
4	Interconnect:		*	Incremental.
	Crossbar switch			and the same of th

A programmable systems that are used the various applications Examples of programmable Devices: DSP processors (programmed by c/C++) Microcontrollers (" " c/c++ (o) Assembly) FPGA'S (" " HAL (VHAL OF VERILOG)) (, " longuage similar to BASIC) A FPGA is a general purpose. It cut that is programmed by the durigner luser rather than the device manufacture -FPGA Typus and Manufacturers: Two major Monetacturers (Xilinx and Altera) Xilinx FPGA families: spartan Viated Krntex 24ng (soc with ARM processe) IPGA Dusign Tools: 3. High -level synthesis Design tools 1. traditional TPGA Dwign tools Whim Ist (Integrated Site Environment) 4. C C++ VHDL VERILOG Schematic 2. Model Bosed Design (MBD) Xilinx system generator (with mortlab smulink) Mottab HDL coder

The sportan - 3t family of FPGAs is specially durined to meet the needs of thigh volume cost sensitive consumer e applications.

features:

- 1. Very low cost

 High performence logic solution for High-volume

 consumer oriented applications.
- 2. proven advanced 90-nanometer process technology.
 - 3. Muti-voltage, muti-standard select IO interface
 Pins.
 - 4. Up to 376 I/O pins (or) 156 differential signal paix.


 Architectural overview:

It consists of 5 fundamental programmable

functional elements:

- 1. configurable logic Blacks (CLBs)
- 2. Input loutput Blacks (IOBs)
- 3. Block RAM
- 4. Multiplier Blocks
- 5. Digital clock manager (DCM) Blocks

Sportan - 36 OFP package Marking Example: Quid - flat package



Field Programmable Gate Arrays (FPGA)

Introduction

Field Programmable Gate Arrays (FPGAs) are digital ICs (Integrated Circuits) that enable the hardware design engineer to program a customized Digital Logic as per his/her requirements. The term "Field Programmable" implies that the Digital Logic of the IC is not fixed during its manufacturing (or fabrication) but rather it is programmed by the end-user (designer).

In order to provide this programmability, an FPGA consists of Configurable (or Programmable) Logic Blocks and configurable interconnects between these blocks. This configurable Logic and the Interconnections (Routing) of FPGAs makes them general purpose and flexible but at the same time, it also makes them slow and power hungry when compared to a similar calibre ASIC with Standard Cells.

It has been more than three decades since the introduction of FPGAs into the market and in this long span, they have undergone a severe technological advancement and gained a continuously growing popularity.

A Brief Note on PLD (Programmable Logic Device)

Before diving into the main topic, I want to briefly discuss the concept of Programmable Logic Devices. So, what is a PLD. It is an IC containing a large number of Logic gates and Flip-flops that can be configured by the user to implement a wide variety of functions.

The simplest of Programmable Logic Devices consists of an array of AND & OR gates and the logic of these gates and their interconnections can be configured by a programming process.

PLDs are particularly useful when an engineer wants to implement a customized logic and is restricted by the pre-configured integrated circuits. PLDs provide a way to implement a custom digital circuit through the power of hardware configuration rather than implementing it using a software.

Different Types of PLDs
Basically, PLDs can be categorized into three types. They are:

- Simple Programmable Logic Devices (SPLD)
- · Complex Programmable Logic Devices (CPLD)
- Field Programmable Gate Arrays (FPGA)


The Simple Programmable Logic Devices are further divided into:

- . Programmable Logic Array (PLA)
- Programmable Array Logic (PAL)
- Generic Array Logic (GAL)

Let us now see some basic details about all these PLDs.


Programmable Logic Array (PLA)

A PLA consists of an AND gate plane with programmable interconnects and an OR gate plane with programmable interconnects. The following is a simple four input - four output PLA with AND & OR gates.




Any input can be connected to any AND gate by connecting the horizontal and vertical interconnect lines. The outputs from different AND gates can then be applied to any of the OR gates with programmable interconnects.

Programmable Array Logic (PAL) A PAL is similar to the PLA but the difference is that in PAL, only the AND gate plane is programmable while the OR gate plane is fixed during fabrication. Even though PALs are less Inputs flexible than P



Architecture wise, a GAL is similar to a PAL but the difference lies in programmable structure. PALs use PROM, which is one-time programmable, while GAL uses EEPROM, which can be reprogrammed.


Moving up from SPLD devices, we get CPLD. It is developed on top of SPLD devices to create mush larger and complex designs. A CPLD consists of a number logic blocks (or functional blocks), which internally consists of either a Pal or a PAL along with a Macrocell.



Macrocell consists of any additional circuitry and signal polarity control to provide true signal or its complement.

Field Programmable Gate Arrays (FPGA)

Complexity wise, CPLD are much more complex than SPLDs. But FPGA are even more complex than CPLDs. The architecture of an FPGA is completely different as it consists of programmable Logic Cells, programmable interconnects and programmable IO blocks.




What is an FPGA?

Field Programmable Gate Arrays or FPGAs in short are pre-fabricated Silicon devices that consists of a matrix of reconfigurable logic circultry and programmable interconnects arranged in a two-dimensional array. The programmable Logic Cells can be configured to perform any digital function and the programmable interconnects (or switches) provide the connections among different logic cells.

Using an FPGA, you can implement any custom design by specifying the logic or function of each logic block and setting the connection of each programmable switch. Since this process of designing a custom circuit is done in the field rather than in a fab, the device is known as "Field Programmable".

The following image shows a typical internal structure of an FPGA in a very broad sense.



As you can see, the core of the FPGA is made up of configurable logic cells and programmable interconnections. These are surrounded by a number of programmable IO blocks, which are used to talk to the external world.

Components of an FPGA

Let us now take a closer look at the structure of an FPGA. Typically, an FPGA consists of three basic components. They are:

Programmable Logic Cells (or Logic Blocks) - responsible for implementing the core logic functions.


Programmable Routing – responsible for connecting the Logic Blocks.

 IO Blocks – which are connected to the Logic Blocks through the routing and help to make external connections.

Logic Block

The Logic Block in Xilinx based FPGAs are called as Configurable Logic Blocks or CLB while the similar structures in Altera based FPGAs are called Logic Array Blocks or LAB. Let us use the term CLB for this discussion. A CLB is the basic component of an FPGA, which provides both the logic and storage functionalities. The basic logic block can be anything like a transistor, a NAND gate, Multiplexors, Look-up Table (LUT), a PAL like structure or even a processor. Both Xilinx and Altera use Look-up Table (LUT) based logic blocks to implement the logic as well as the storage functionalities.

A Logic Block can be made up of a single Basic Logic Element or a set of interconnected Basic Logic Elements, where a Basic Logic Element is a combination of a Look-up table (which is in turn made up of SRAM and Multiplexors) and a Flip-flop.



Many logic blocks are confined to a local set of connections and hierarchical routing architecture makes use of this feature by dividing the logic blocks into several groups or clusters. If the logic blocks are residing in the same cluster, then the hierarchical routing connects them in a low level of hierarchy.

If the logic blocks are residing in different clusters, then wiring is done over a higher level of hierarchy.

FPGA Programming Technologies

We have talked about the reprogrammable architecture of FPGAs quite a bit but now let us see some of the most commonly used programming techniques that is responsible for such reconfigurable architecture.

The following are three of the well-known programming technologies used in FPGAs.


- SRAM
- EEPROM / Flash
- Anti-Fuse


Other technologies include EPROM and Fusible Link but they are used in CPLDs and other PLDs but not in FPGAs, Hence, let us keep the discussion limited to FPGA related programming technologies.

SRAM

We know that there are two types of semiconductor RAM called the SRAM and DRAM. SRAM is short for Static RAM while DRAM is short for Dynamic Ram. SRAM is designed using transistors and the term static means that the value loaded on a basic SRAM Memory Cell will remain the same until deliberately changed or when the power is removed.

A typical 6 transistor SRAM Cell to store 1 bit is shown in the following image.





A LUT with 'n' inputs consists of 2" configuration bits, which are implemented by SRAM Cells. Using these 2" SRAM Bits, the LUT can be configured to implement any logical function.


If the computational functionality is provided by the Logic Blocks, then the programmable routing network is responsible for interconnection these logic blocks. The Routing Network provides interconnections between one logic block to other as well as between the logic block and the IO Block to completely implement a custom circuit.

Basically, the routing network consists of connecting wires with programmable switches, which can be configured using any of the programming technologies. There are basically two types of routing architectures. They are:

Island Style Routing (also known as Mesh Routing)


Hierarchical Routing

In island style routing architecture, the logic blocks are arranged in a two-dimensional array and are interconnected using a programmable routing network. This type of routing is widely used in commercial FPGAs.



This is in contrast to the DRAM, which consists of a combination of a transistor and a capacitor. The term Dynamic refers to the fact that the value loaded in the basic DRAM Memory Cell is valid until there is charge in the capacitor. As capacitor loses its charge over time, the memory cell has to be periodically recharged to maintain the charge. This is also known as refreshing.

Many FPGA vendors implement Static Memory Cells in SRAM based FPGAs for programming. SRAM based FPGAs are used to program both the logic cells and the interconnects and they have become quite predominant due to their re-programmability and use of CMOS technology, which is known for its low dynamic power consumption, high speed and tighter integration.




A close alternative to SRAM based programming technology is based on EEPROM or Flash A close alternative to SRAM based programming technologies. The main advantage of flash-based programming is its non-volatile programming technologies. The main advantage of flash-based programming is its non-volatile nature. Even though flash supports re-programmability, the number of times this can be done is very small when compared to an SRAM technology.

Anti-Fuse

The anti-fuse programming technology is an old technique of producing one-time programmable devices. They are implemented using a link called the antifuse, which in its unprogrammed state has a very high resistance and can be considered an open circuit.


When programming, a high voltage and current is supplied to the input. As a result, the antifuse, which is initially in the form of amorphous silicon (basically an insulator with very high resistance) linking two metal tracks, comes to life by converting to a conducting polysilicon.



When compared to the other two technologies, the antifuse one occupies the least amount of space but comes only as one-time programmable option.

Types of FPGAs Based on Applications

Field Programmable Gate Arrays are classified into three types based on applications such as Low-end FPGAs, Mid-range FPGAs and high-end FPGAs.



Low End FPGAS

These types of FPGAs are designed for low power consumption, low logic density and low complexity per chip. Examples of low end FPGAs are Cyclone family from Altern, Spartan family from Xilinx, fusion family from Microsemi and the Mach XO/ICE40 from Lattice semiconductor.

Mid Range PPGAs These types of FPGAs are the optimum solution between the lowend and high- end FPGAs and these are developed as a balance between the performance and the cost. Examples of Mid range FPGAs are Arria from Altera, Artix-7/Kintex-7 series from Xlinix, IGL002 from Microsemi and ECP3 and ECP5 series from Lattice semiconductor.


High End FPGAs

These types of FPGAs are developed for logic density and high performance. Examples of High end FPGAs are a Stratix family from Altera, Virtex family from Xilinx, Speedster 22i family from Achronix, and ProASIC3 family from Microsemi.

Applications of FPGA:

FPGAs have gained rapid growth over the past decade because they are useful for a wide range of applications. Specific application of an FPGA includes digital signal processing, bioinformatics, device controllers, software-defined radio, random logic, ASIC prototyping, medical imaging, computer hardware emulation, integrating multiple SPLDs, voice recognition, cryptography, filtering and communication encoding and many more.

Usually, FPGAs are kept for particular vertical applications where the production volume is small. For these low-volume applications, the top companies pay in hardware costs per unit. Today, the new performance dynamics and cost have extended the range of viable applications.



Applications of FPGA

Some More Common FPGA Applications are: Aerospace and Defense, Medical Electronics, ASIC Prototyping, Audio, Automotive, Broadcast, Consumer Electronics, Distributed Monetary Systems, Data Center, High Performance Computing, Industrial, Medical, Scientific Instruments, Security systems, Video & Image Processing, Wired Communications, Wireless Communications.