ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES (AITS)

UTUKUR, C.K.DINNE, KADAPA

Books and chapters in edited volumes/books published and papers published in national/ international conference proceedings during last five years

INDEX

S.No	Name of the teacher	Title of the book/chapters/ conference papers published	Page No.
1	Dr. P. Sri Chandana	Prospects and Challenges of Photocatalysis for Degradation and Mineralization of Antiviral Drugs	1-3
2	Dr.K.N.Shashikumar	Role of Nanomaterials: Enhancing the Adsorption Efficiency of Activated Carbon in Waste water Treatment	4-6
3	S.Shabana Banu	An Overview of Blockchain Technology in Microgrids	7-9
4	O.Homa Kesav	An Efficient Approach for the Detection of Abnormalities in Different Cancerous Images Using TFD Techniques	10-12
5	Dr. P. Sri Chandana	Iron oxide-based photocatalysts for hydrogen production and dye degradation under natural sunlight	13-15
6	M.S.Priyadarshini	Performance of Static VAR Compensator for changes in voltage due to sag and swell	16-18
7	A.Maheswara Reddy, S.Saleem, Y.Aasrita	A 64-Bit Implementation of Parallel Prefix Adder with less Hardware Complexity	19
8	Dr.T.Ravindra Reddy	Book on Engineering Physics	20
9	Dr. P. Sri Chandana, N.Avinash Kumar Reddy	Self-cleaning surface-coat of micro-titanium dioxide on hardened cement mortar surfaces irradiated with sunlight	21
10	Dr.T.Ravindra Reddy	Book on Advanced Physics for Engineers	22
11	A.Maheswara Reddy, S.Saleem, K.M.Haneef	14 Transistor Full Adder Circuit using 4 transistor XOR Gate and Transmission Gate	23
12	P.Anjaneya, O.Homa Kesav	Design and analysis of configurable Multipliers using Dual Quality 4:2 Compressors	24
13	O.Homa Kesav, P.Anjaneya	A Reconfigurable FIR Filter Architecture to Trade off Filter Performance for Dynamic Power Consumption	25
14	A. Chandra Obula Reddy	Framework for Improved Dynamic Adaptive Question Answering System	26-28

S.No	Name of the teacher	Title of the book/chapters published	Page No.
15	Dr.K.N.Shashi Kumar and Dr.T.Ravindra Reddy	Book on Social Values & Ethics	29
16	Dr.K.V.Nageswara Reddy	Book on Engineering Mathematics Volume-II	30
17	Dr.T.Ravindra Reddy	The Hand Book of Environmental Studies	31
18	Y.Nagaraja	A Survey on Wind Energy, Load and Price forecasting: (Forecasting Methods)	32
19	S.Saleem, O.Homa Kesav	Systematic Design of High-Speed and Low- Power Domino Logic	33
20	O.Homa Kesav, S.Saleem	Carry Select Adder using Common Boolean Logic	34
21	P.Anjaneya, S.Saleem	Adder Enhancement Techniques	35

NANOSTRUCTURED PHOTOCATALYSTS


Change of organics of

From Fundamental to Practical Applications

EDITED BY VAN-HUY NGUYEN DAI-VIET N. VO SONIL NANDA







Download full book

Nanostructured Photocatalysts From Fundamental to Practical Applications

2021, Pages 489-517

Chapter 17 - Prospects and challenges of photocatalysis for degradation and mineralization of antiviral drugs

Lan-Anh Phan Thi * b, Sri Chandana Panchangam 5, Huu-Tuan Do d, Van-Huy Nguyen e

Show more V

i≡ Outline | ≈ Share 55 Cite

https://doi.org/10.1016/B978-0-12-823007-7.00012-2

Get rights and content

Abstract

Among the outbreak of influenza and other pandemics such as SARS-CoV-2 recently over the globe, antiviral drugs were significantly concerned with controlling the disease and these pandemics. They have been developed for seven decades around more than 90 drugs categorized licensed to treat nine human infectious diseases. Based on their functional group, antiviral compounds will mitigate infectivity and symptoms and reduce the illness period by arresting the viral replication cycle at different stages. Antiviral drugs have been developed complexly and met many biothreat challenges due to their high biosafety level requirement. In recent years, the spreading of novel virus strains that are a threat to human life, the development in researching a population of the property of

ANNAMACHARYA INSTITUTO DE BEBRACK (S)
TECHNOLOGY & SCIENCES
C.K. Dinne (V&M),
C.K. Dinne (V&M),
KADAPA - 516 003. (A.P.)

17

Prospects and challenges of photocatalysis for degradation and mineralization of antiviral drugs

Lan-Anh Phan Thi^{a,b}, <mark>Sri Chandana Panchangam^c</mark>, Huu-Tuan Do^d, and Van-Huy Nguyen^e

*Key Laboratory of Analytical Technology for Environmental Quality and Food Safety Control, Vietnam National University—University of Science, Hanoi, Vietnam b Center for Environmental Technology and Sustainable Development, Vietnam National University—University of Science, Hanoi, Vietnam Department of Civil and Environmental Engineering, Annamacharya Institute of Technology and Sciences, Kadapa, AP, India Faculty of Environmental Science, Vietnam National University—University of Science, Hanoi, Vietnam Key Laboratory of Advanced Materials for Energy and Environmental Applications, Lac Hong University, Bien Hoa, Dong Nai, Vietnam

17.1 Introduction

Antiviral drugs are a specific class of medications used to treat a selective or broad spectrum of viral infections. Usually, viral infections resolve themselves if the virus that attacked humans is immune competent. However, incessantly, the world is witnessing the surge of viral infections ending up as either an epidemic or a pandemic. Among the outbreak of influenza and other pandemics such as SARS-CoV-2 recently over the globe, viral infections have been known as a significant reason for one group of death worldwide (Beck et al., 2020; Vahidnia et al., 2017). The development of antiviral drugs was significantly concerned with controlling the disease due to viral infections. In 1963, idoxuridine was recognized as the first antiviral compound by the US Food and Drug Administration (FDA) for the treatment of herpes simplex virus (HSV) keratitis (Weiner and Mason, 2019; Clercq, 2007; De Clercq and Li, 2016). Antiviral drugs were then developed to treat various viral infections, including influenza, HSV, hepatitis, human immunodeficiency virus (HIV), and coxsackievirus

489

Management of Plancatalysis https://doi.org/10.1816/8978-0-12-623067-7-60012-2 ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES C.K. Dinne (V&M), KADAPA - 516 003. (A.P.) Rajesh Kumar Jyothi • Pankaj Kumar Parhi Editors


Clean Coal Technologies

Beneficiation, Utilization, Transport Phenomena and Prospective



ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES C.K. Dinne (V&M), KADAPA - 516 003. (A.P.) x Contents

9	Role of Nanomaterials: Enhancing the Adsorption Efficiency of Activated Carbon in Wastewater Treatment	215
10	Adsorption of Metals Using Activated Carbon Derived from Coal Parag Girbe, Divya Barai, and Bharat Bhanvase	233
11	Generation, Transportation and Utilization of Indian Coal Ash Ranjan Kumar Mohapatra, Pradeep Kumar Das, Dulal C. Kabiraz, Debadutta Das, Ajit Behera, and Md. Kudrat-E-Zahan	267
12	Studies on Extraction of Heavy Metal (s) from Fly Ash through Hydroprocessing Approach Saroj Sekhar Behera, Surendra Hansdah, Debadutta Das, Pankaj Kumar Parhi, and Rajesh Kumar Jyothi	289
13	Investigation on Extraction and Recovery of Rare Earth Elements from Coal Combustion Products Verónica Cristina Arellano Ruiz, Pankaj Kumar Parhi, Jin-Young Lee, and Rajesh Kumar Jyothi	311
14	Recovery of Rare Earth and Some Other Potential Elements from Coal Fly Ash for Sustainable Future Harshit Mahandra, Brendan Hubert, and Ahmad Ghahreman	339
15	Coal Fly Ash Utilisation and Environmental Impact. Shanjida Sultana, Saifuddin Ahsan, Sakib Tanvir, Nawshad Haque, Firoz Alam, and Mohan Yellishetty	381
16	Utilization of Circulating Fluidized Bed Combustion Fly Ash for Simultaneous Recovery of Rare Earth Elements and CO ₂ Capture	403
17	Developments in Characterization and Mineral Processing of Coal Fly Ash for Recovery of Rare Earth Elements	431
18	Coal Burn Ash: A Sustainable Future Resource for Critical Metals Production	473
19	of Building Materials Shaswat Kumar Das, Subhabrata Mishra, Debadutta Das, Syed Mohammed Mustakim, Cyriaque Rodrigue Kaze, and Pankaj Kumar Parhi ARAGONAL PRINCIPAL PRINCIP	TITUTE O
	TECHNOLOGY C.K. Dinne (V C.K. Dinne (V KADAPA - 516 0	03. (A.V.)



Role of Nanomaterials: Enhancing the Adsorption Efficiency of Activated Carbon in Wastewater Treatment

Clean Coal Technologies pp 215-232 | Cite as

- Kiranmai Reddy Majji (1)
- Venkata Naga Suresh Reddy Kachireddy (2) Email author (skachire@gitam.edu)
- Shashi Kumar Kuruva Nandyal (3)
- · Sreenivasa Rao Battula (2)
- Department of Environmental Science, GITAM Institute of Science, GITAM (Deemed to be University), , Vishakhapatnam, India
- Department of Chemistry, GITAM Institute of Science, GITAM (Deemed to be University), Vishakhapatnam, India
- 3. Department of Humanities & Sciences, Annamacharya Institute of Technology and Sciences, , Kadapa, India

Chapter

First Online: 11 May 2021

115 Downloads

Abstract

Water is a vital source for every living organism, and it is very much concerned that it is getting depleted in both surface and groundwater. In the present scenario, the waste from both point and non-point sources increases, thereby increasing pollutants' levels in the water. It is very much needed to this hour that the removal of pollutants with an efficient process could be cost-effective. Many processes have been used to remove

ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES C.K. Dinne (V&M), KADAPA - 516 003. (A.P.)

Proceedings of

International E-Conference on

Energy, Control, Computing and Electronic Systems



Organized by

DEPARTMENT OF ELECTRICAL AND ELECTRONICS ENGINEERING,

SREE VIDYANIKETHAN ENGINEERING COLLEGE,

SREE SAINATH NAGAR, TIRUPATI -517102

ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES .K. Dinne (V&M),

15	222	Image transmission through Discrete Wavelet Transform based Orthogonal Frequency Division Multiplexing using Orthogonal Matching Pursuit	Habibulla	74
16	223	Load Flow Analysis of IEEE 14 Bus using Mi-Power	A.Sai Subhadra, G.Aravindh Sai and S.Koushik	77
17	224	Android Application Controlled Water Trash Bot Using Internet Of Things	S.Sri Hari, R. Rahul, Mr. H. Umesh Prabhu and Mr.V.Balasubramanian	81
18	225	A Three Layered Architecture for Energy Consumption Monitoring System	Dr. A.K. Damodaram, Prof. S. Sreenivasa Chakravarthi and Dr. Ch. Lakshmi Tulasi	86
19	229	An Efficient and Virtuous QoS Multicast protocol for MANET in Wireless Communications	Madaspushpalatha, M.Srinivasn and P.Ramadevi	90
20	230	Recent Decade Global Trends in Renewable Energy and Investments - A Review	A.K. Damodaram, S. SreenivasaChakravarthi and Ch. Lakshmi Tulasi	98
21	233	A Compact Square Notch Printed Antenna With Fractal DGS for Mobile Satellite Application	K Sudha1, HD Praveen and P Geetha3	106
22	234	An Overview of Blockchain Technology in Microgrids	S.Shabana Banu and M. S Sujatha	109
23	305	Optimaldispatch of reactive power using Improved Whale Optimization Algorithm for reducing active power losses in transmission network	K. Manikandan, P. NagaMurali Krishna and Shaik Mohammad Aquib	114
24	236	A Corresponding Study Of Machine Learning Classification Techniques For Anomaly Based Intrusion Detection System	N.Sai Lohitha	121
25	302	Design of 16x16 SRAM Array for Low Power Applications	Manoj Kumar R and Dr. P.V. Sridevi	124
26	335		Prabhu Sundaramoorthy and Balaji Mahadevan	127
27	308	Enhancing Tool Life of Rotavator by Effective Design towards Improving Agricultural Productivity	Ankush D. Bhishnurkar, Dr. Ashok G. Matani	129
28	309	Analysis of blending methanol and multiwall carbon nanotubes in automobiles fuels towards pollution prevention	Dr. Ashok G. Matani and Ashish Mali	143
29	311	Comparison Between Symmetrical And Asymmetrical 13 Level Mli With	Sindhuja R and Dr. S. Padma	149

ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES C.K. Dinne (V&M), KADAPA - 516 003. (A.P.)

An Overview of Blockchain Technology in Microgrids

S.Shabana Banu Research Scholar Discipline of Electrical Engineering J.N.T.U Anantapur Ananthapuramu, India

Dr.M.S.Sujatha Professor and HOD Department of EEE Sree Vidyanikethan Engineering College Tirupati, India

Abstract-With the decrement of reserves of fossil energy and the increasing capacity of renewable energy generation, the importance of micro grid based on distributed generations is expanding. Renewable energy sources have emerged as an alternative to meet the growing demand for energy and contribute to sustainable development. The integration of these systems is carried out in a distributed manner through micro grid systems, this provides a set of technical solutions that allows information exchange between the consumers and the distributed generation centers, which implies that they need to be managed optimally and it is highly demanding to secure a reliable balance between energy generation and consumption. To overcome such challenges, peer-to-peer energy trading using block chains on micro grid networks can play a vital role. This paper reviews the concept of existing proposed algorithm that can be useful for energy trading using block chain from both the prosumers and consumers. The outcome of this study proves that if implemented properly this technology would balance the supply and demand locally and also provides the socio-economic benefits to the prosumers and consumers.

Keywords-Blockchain Technology, Peer to Peer Trading, Proof - Of - Work, Proof -of - stake

INTRODUCTION

Renewable energy plays a vital role in meeting energy requirements in both rural and urban areas. The generation of renewable energy and its usage is given a high priority due to its advantages over conventional sources of energy. The necessity to focus on renewable energy based generation is due to the adverse environmental impacts of fossil-based generation. The demand for sustainable development is increasing rapidly. Broad usage of renewable energy is important for achieving sustainability in the energy sectors [1].

A micro grid is a combination of distributed energy resources and interconnected loads within clearly defined electrical boundaries that acts as a solitary controllable unit with respect to the grid. A micro grid connects and disconnects from the grid as per the requirement to enable operation in both grid-connected or island mode. With the increasing demand of electricity we cannot rely only on main grid but also need distributed energy sources such as PV solar generation, Wind turbine generation etc. to be connected to the main grid with the help of micro grid to increase the

stability as well the reliability of the whole power system. A micro grid can be illustrated as a cluster of loads, decentralized energy resources which are operated in coordination to supply and distribute electricity reliably [2, 3]. In order to facilitate the large number of costumers and prosumers to interact with each other, the decentralized renewable energy system has been placed into the power grid. For autonomous, peer-to-peer exchange, important tasks to be faced are security and control provided in a decentralized manner. Decentralized controlled power exchange system is one of the most challenging issues which balance the energy supply and demand [4]. The energy and information between systems are highly interconnected, and the transparency and security of data must be concerned with the basis of intelligent transactions. Traditional centralized production, distribution, and planning methods may experience significant changes in the era of new energies [5]. The expansion of decentralized renewable energy resources opened the door for a competitive peer to peer energy trading between small scale prosumers and end customers. Consequently, it is expected that peer to peer energy trading will be one of the most important aspect of next generation power systems . Energy trading brings various advantages to utility companies such as increasing the overall efficiency of the grid and reducing operation cost.[6].

There are many methods implemented to have the peer to peer electricity trading which are proposed in this paper. Peerto-Peer (P2P) energy trading is a new approach of power system operation and control, where people can self generate energy from Renewable Energy Sources (RESs) in offices, factories and on roof tops and share it with each other locally . Blockchain is used as a distributed public ledger technology, which is been widely adopted in the design of new energy trading schemes. However, there are many challenging issues in blockchain-based energy trading, e.g., low efficiency, high transaction cost, and security and privacy issues. To tackle these challenges, many solutions have been proposed [7]. In this paper, the prospects of block chain used in microgrids in the improvement of solar power systems in a decentralized manner are proposed. With implementation of block chain technology for electricity transactions makes the micro grids more flexible by developing mutual trust between the participating agents in terms of electricity delivery and billing.

E-ICECCES2020 ISBN:978-81-949879-4-9 Sree Vidyanikethan Engineering College MAMARIAN & SCIENCIOS TECHNOLOGY & SCIENCIOS C.K. Dinne (V&M), KADAPA - 516 003. (A.P.)

TOO IN Volume of LAVE : 700th Wateres of LAVE : 700th Wateres of LAVE : 700th Wateres of LAVE - 700th Wateres of LAVE

Venkata Lakshmi Narayana Komanapalli N. Sivakumaran Santoshkumar Hampannavar *Editors*

Advances in Automation, Signal Processing, Instrumentation, and Control

Select Proceedings of i-CASIC 2020



vat i Different	
An Efficient Approach for the Detection of Abnormalities in Different Cancerous Images Using TFD Techniques	K.
Comparative Analysis of Different Edge Detection Methodologies in Medical Imaging	;
Pspice Modelling	5
Analysis of Breast Cancer Diagnosis and Prognosis Using Machine Learning Algorithms	
High Performance Buffer with Body Biasing Technique	3
Energy-Efficient and Emergency Dispatch System for Smart Street Lighting	21
Performance Comparison of Transmit Antenna Selection Schemes for Quadrature Spatial Modulation	
Eye Controlled Rover for Mapping the Environment	47
A Review on Requirements for Data Communication and Information Technology Areas for Smart Grid	259
Networks	273
Analysis of the Consumers' Satisfaction in Andhra Pradesh, Services Provided by Southern Power Distribution Company Limited	3285
Analysis of Quality, Installation of Power Supplied by APSPDCL to Urban and Rural Areas	
Discrete Taylor Transform and Inverse Transform Alireza Baghai-Wadji PRINCIPAL ANNAMACHARYA INSTITUTE TECHNOLOGY & SCIENCE TECHNOLOGY & SCIENCE C.K. Dinne (V&M), KADAPA - 516 003. (A.P.	3311 OF S

(30)

An Efficient Approach for the Detection of Abnormalities in Different Cancerous Images Using TFD Techniques



O. Homa Kesav and G. K. Rajini

Abstract Disease is the conspicuous wellspring of mortality in around the world. The malignant growth which is cancer arises because of unrestrained varieties in a cell. Stringent diagnosis of cancer with explicit procedure is a prerequisite for retaining human lives. The relevant image transforms such as STFT and WT utilize a detection system where the cancerous image features are retained and localize the signal characteristics in different domains. The predetection of malignant growth prompts proper conclusion to either control or fix disease, as at later stages the patient may not react to the treatment. The suspicious tissues are examined and diagnosed with the help of MRI. These filtered pictures can be used to evaluate the destructive cells. The TFD yields appropriate information in the study of non-stationary images. The key objective of TFD representation is to figure out the variations in the frequency substance of images with respect to time. The TFD representation is proposed by STFT and WT to analyze, evaluate and transform the time differing category of images.

Keywords Non-stationary · Time-frequency distribution · STFT · WT

1 Introduction

Malignant growth is depicted by the unusual development of cells in the body. By the aid of blood stream or lymphatic system, it is dispersed to the distinct parts of the body. Cancer is the predominant cause of death worldwide which leads to 8.9 million deaths in 2014 and 9.6 million deaths in 2018 stated by WHO [1]. The typical type of malignant growths causing these deaths is because of breast, thyroid and ovarian diseases.

O. Homa Kesav

Research scholar, School of Electronics Engineering, VIT University, Vellore, India

G. K. Rajini (193)


Associate Professor, School of Electrical Engineering, VIT University, Vellore, India e-mail: rajini.gk@vit.ac.in

O Springer Nature Singapore Pte Ltd. 2021

V. Komanapalli et al. (eds.). Advances in Automation, Signal Processing, Instrumentation, and Control, Lecture Notes in Electrical Engineering 700,

https://doi.org/10.1007/978-981-15-8221-9_295

3169





Türkiye Bilimler Akademisi

TURKISH ACADEMY OF SCIENCES

TUBA World Conference on Energy Science and Technology (TUBA WCEST-2021) 8-12 August 2021

⊕ https://wcest.tuba.gov.tr
⋈ wcest@tuba.gov.tr

BOOK OF ABSTRACTS

ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES TECHNOLOGY & SCIENCES C.K. Dinne (V&M), KADAPA - \$16 003. (A.P.)

Zoom Los 1

Kyynote Session 10

Session Chair: Erkan Oterkus, UK

Keynote Talk 20 13 15 - 14:00 m Bruce Rittmann Arizone State University, USA Moving from Treatment to Resource

Keynote Talk 21

13:15

14.45

Mohamed-Slim Alouini King Abdullan University of Sciences and Technology (KAUST), Saudi Alabit Towards Sustainable and Environment-Aware

Wireless Networks

Zoor: Link 2

Invited Session 7

Session Chair: Safa'a Riad, Epypt

Invited Talk 18 13:15 - 13:45 13:14 All Kindap

Zolu Energy & Geogramost Energy Association, Turkey Geothermal Energy in Turkey

Invited Talk 19 13:45 - 14:15 mer ou Alper Bobs

Lowir Inatitute of Technology, Turkoy Importance of the Goothermal Resources and its Innovative Properties: A Case Study: Turkny

Incolocal Talls 50 14/15 - 14/15 Armer Weeber TNO and Delit University of Technology, Netnerlands Trends and Future Aspects of PV Technology and its Applications

Zoom Link 3

General Session 12

Modeling & Simulation - I Session Chair: Adnan Midilli, Turkey

773 "A Sensitivity Study of N-Aliko Parity Enclosed with Photovoltaic Thermal Compound Parabolic Concentrators Having Series Connection' B.V. Patol. R.K. Sharma, S. Tweri, A. Ratan, D.B. Singh & N. Kurnie

f22 'Analysis of Roof Thernal Performance with innovative Technology" N. Alchapar & E. Correa.

#26 "Causal Investigation of Energy Storage Technology Criteria by Applying a Novel Integrated Decision-Making Methodology" A. Karasan & L.

I/35 "Hot Air Drying of Spherical Molet Objects in a 3D Rectangular Channel" S. Özcar, Çoban, F. Belimelendigil & H.F. Oztoo

#117 *Design and Modeling of a Multigeneration System Driven by Waste Heat of a Manne Diesel Engine M.E. Damir & F. Çılakınğlu

#131 "Exergetic Analysis of a New Hybrid Vehicle Operating with Carbon-Free Fuels" M. ffzzat & I. Cincor

14:45 - 15:00: 10(f) X

Bonon

Wednesday - August 11, 2021

Zoom Link 1

Nevnote Session 11

Session Chair: Arthur Weeber, Nothorisnos

Keynote Talk 22 15:00 - 15:45 cores Amar K. Mohanty University of Goelph, Canada Improved Utilization of Co-Products from Biologi Industries in New Industrial Uses for a Sustainable Biorefinery

15:00 16.30 Keynote Talk 23 5:45 - 16:30 mg Victor G.M. Lesing The University of British Colorabia, Canada AloT as a Service - Framework, Opportunities, and Challenges

Zeiner Link 2

General Session 13

Soutainable Development - III

Session Chair: Tahir A.H. Ratlamwala, Pakisian

#127 "Comperative Sustainability Investigation of Hydrogen Production Methods' C. Acer.

#10 Testing Membranes for Separation of CO, From Small Molecules in Landfill Gan" P. Ogunlude, O. Abunumati, F. Muhammad-Sukki & F. Gobina

#126 Hydrogen Refueling Stations: State of the Art and Perspectives" D. Marcius, A. Koyać & M. Parance

#111 "Thermodynamic Assessment of a Power to Methane System Under Real-World Scenerio" A.C. Ince. D. Saygan Terriel, C.O. Colpen, A. Keles, & M.F. Serincon

#87 "Subshiltly of Siderite as Oxygen Carrier in Chemical Looping Combustion" M. Durmett, N., Olimac & O.F. Olimac

#125 "Improvement of Terminal Buildings" Environmental Performance by Renewable Energy' A. Dalkman, O. Salti, M.Z. Sogot & T.H. Karakoc

Znow Link 3 General Session 14 Energy Motorials, Session Chair: Neder Javani, Turkky

#41 "Nanocellulose in Energy Applications: Current Status and Fature Prospect" M. Yildigm & Z. Cendan

J45 'Detection of Temperature Elevations in Encased Smartphones Due to Multitack Processes' C. Nduble: A N. Nicky

JSS Tran Oxide-Based Photocatalysis for Hydrogen Production and Dye Departation Under Natural Suntignt' V. Procip. S. Anandt, P.S. Chandona, M.G. Krishna & S.L. Sutramanyam

#91 "A Structure Property Issue in Organic Solid-Solid Phase Change Materials, 1,3-Biestearcytores and 1,1,3,3-Tetrautosocytores for Potential Solar Applications' N. Gossan Tosun, A. Cetin & C. Alkan

299 Totorisco) Thermal Resistance Between Water and Metals Using Molecular Dynamics Simulation* M.M. Aksoy & Y. Bayantoğlu

#100 "Thermal Conductivity of Copper-Single Walled Carbon Neversibe Using Non-Equilibrium Molecular Dynamics* K. Toprak & Y. Bayasıtoğlu

16:30 + 16:45 DUTE

Brook.

ANNAMACHARYA MSTITUTE OF TECHNOLOGY & SCIENCES C.K. Dinne (V&M) KADAPA - 516 003. (A.P.)



Submission ID: 55

IRON OXIDE-BASED PHOTOCATALYSTS FOR HYDROGEN PRODUCTION AND DYE DEGRADATION UNDER NATURAL SUNLIGHT

Preethi V, ² Ananth S, ³ Sri Chandana P, ¹Gokul Krishnan M, ⁴Subramanyam Sarma L
 Department of Civil Engineering, Hindustan Institute of Technology and Science, Channai 603103
 Department of Physics, KPR Institute of Engineering and Technology, Colimbatore 641407
 Department of Civil Engineering, Annamacharya Institute of Technology and Sciences, Kapdapa, 516003
 Nanoelectrochemistry Laboratory, Department of Chemistry, Yogi Vernana University, Kapapa, 516003

*Corresponding author e-mail: ypreethi@hindustanuniv.ac.in, srichandanaloka@gmail.com

ABSTRACT

Nanomaterials are challenging in simultaneous degradation of pollutants and hydrogen production. This present research work focuses on various visible light active iron oxide nanophotocatalysts for H₂ production and dye degradation. The prepared photocatalysts were characterized for structure (XRD), and morphology (SEM). The efficiency of various iron oxide-based photocatalysts for hydrogen recovery from highly toxic sulphide-containing wastewater is described in this paper. Among the various iron oxide photocatalysts, Yt/Fe₂O₃ shows maximum activity. Effect of operating parameters such as sulphite ion concentration, catalyst dosage, photolytic solution volume, reusability studies were conducted for hydrogen production. The dye degradation studies were conducted for the prepared iron-based catalytic materials using Rhodamine B as the model dye.

Keywords: H2 production, Yt/Fe2Os, Sunlight, dye, Photodegradation.

INTRODUCTION

Industrialization and urbanization pushed us to focus more on research related to environment and energy. Photocatalytic process using direct solar irradiance helps to achieve the generation of renewable energy, H₂ and degradation of pollutants [1]. Research is being done to explore visible light active, stable photocatalyst for maximum hydrogen production and complete mineralization of pollutants. Fe₂O₃ is a promising material for photocatalytic process because of its narrow band gap (2.1 eV), it promises a wide optical absorption in the visible light area. In real-time applications, Fe₂O₃ can increase photocatalytic activity. Incorporation of other metal oxides with Fe₂O₃ is expected to improve the photocatalytic performance several fold. Iron oxide acts as a sinker of photogenerated electrons and hole pairs in it co-catalyst lattice and increases the charge separation and improves the photoactivity [2]. In addition, co-catalyst had maximum active sites than pristine catalyst, thus enhances the hydrogen production as well as degradation [3, 4]. In this study, the iron oxide composites like Al₂O₃/Fe₂O₃, Sm₂O₃/Fe₂O₃ and Y₂O₃/Fe₂O₃ were prepared to recover hydrogen from sulphide wastewater and to destroy the Rhodamine B dye by photocatalysis using natural solar irradiation. Focus was on preparation and characterization of iron oxide based photocatalysts, effect of various factors for achieving maximum hydrogen production and degradation of Rhodamine B dye and its kinetics.

MATERIALS AND METHODS

For synthesis of Pure Iron Oxide, the iron oxide nanoparticles were prepared by combustion process by using natural urea source (Cow urine). For this, 40.4 grams of ferric nitrate (Fe (NO₃)₃.9H₂O) was dissolved in 100 mL natural urea solution and stirred for 30 minutes. Then, this homogeneous solution was heated using a hot plate continuously. The urea- iron nitrate solution turns into a transparent viscous gel after an hour of heating which auto ignited to form voluminous foam. Further heating resulted drying of the nanoparticles due to the combustion process.

By following the above combustion process and natural urea fuel, the Iron Oxide: Aluminum Oxide nanoparticles were synthesized. The ferric nitrate and aluminum nitrate (Al (NO₃)₃.9H₂O) were taken in equal molar ratio and dissolved separately in 50 mL fuel. After making complete dissolvent, both the solutions are transformed into a single container and mixed thoroughly. Then, the homogeneous solution was heated using a hot plate to precede the combustion process.

For the Iron Oxide: Yttrium Oxide synthesis, equal quantities of ferric nitrate and Yttrium nitrate (Y(NO₃)₃.6H₂O) were taken as precursor materials and dissolved separately in 50 ml natural urea. The Iron Oxide: Samarium Oxide synthesis process, the ferric nitrate and Samarium nitrate Sm(NO₃)₃ · 6H₂O were taken in 1;1 ratio as base materials and dissolved in 50 mL natural urea separately. All the processes have yielded very fine particles which were dried and powdered well for further studies and characterization. XRD and SEM analyses were performed.

Photocatalytic solar hydrogen production: Trapezoidal photocatalytic reactor with working volume of 15 was used to recover hydrogen from simulated sulphide wastewater of 0.2M sulphide ion concentration. The reactor is triade up of acrylic material. The activities of various iron oxide (Fe₂O₃) photocatalysts were used to check the photocatalytic activity.

KADAPA - 516 003. (A.P.)

H. S. Saini

T. Srinivas

D. M. Vinod Kumar

K. S. Chandragupta Mauryan Editors

Innovations in Electrical and Electronics Engineering

Proceedings of the 4th ICIEEE 2019


pulled



xiv Contents

35

Power Quality Enhancement Using DSTATCOM with Reduced Switch-Based Multilevel Converter. Sudheer Vinnakoti, Anusha Palisetti and Venkata Reddy Kota	103
Dual-Input Multioutput Using Non-Cloistered DC-DC Boost	
Converter	117
Application of Nonlinear and Optimal Control Techniques to High	
Gain DC-DC Converter	129
An Innovative Multi-input Boost Chopper for HEV	145
Performance Evaluation of Transistor Clamped H-Bridge	
(TCHB)-Based Five-Level Inverter	161
Enhancement of Power Quality by the Combination of D-STATCOM	
and UPQC in Grid Connected to Wind Turbine System	173
Transient Steadiness and Dynamic Response in Transmission Lines	1655
by SVC with TID and MPPT Controller	181
Three-Level DCMLI-Based Grid-Connected DSTATCOM	195
Reducing Number of Switches in Multilevel Inverter Using Diode	
Clamped and H-Bridge Inverters Karanam Deepak, M. Rama Prasad Reddy, K. Jaya Sree and P. Partha Saradhi Reddy	203
Harmonic and Reactive Power Compensation with IRP Controlled	
DSTATCOM	215
Performance of Static VAR Compensator for Changes in Voltage Due	
to Sag and Swell. M. S. Priyadarshini and M. Sushama	225
A New Efficient Z-H Boost Converter for DC Microgrids	235
A Hybrid Power Conversion System Using Three-Phase Single-Stage	
DC-AC Converter	243



Performance of Static VAR Compensator for Changes in Voltage Due to Sag and Swell



M. S. Priyadarshini and M. Sushama

Abstract The deviations that occur in electrical power supplied by utilities to end users result in voltage decrease termed as sag and increase termed as swell. Due to voltage variations, change is evident for a short duration in voltage, current or frequency. In order to maintain constant voltage to the connected load, compensation devices are used based on flexible AC transmission systems (FACTS) technology. Based on an increase or decrease in voltage, suitable correction action can be taken by power electronic-based devices. The performance of static VAR compensator (SVC), which is a shunt connected FACTS device, is analyzed for voltage sag and swell. The SVC controller scheme, reactive power generated or absorbed, firing pulse generation and modes of SVC operation in MATLAB/ Simulink environment are explained.

Keywords Sag · Swell · Thyristor controlled reactor · Thyristor switched capacitor · Static VAR compensator

Introduction

Power system is defined as an interconnection between generator and load buses through transmission lines. If any generator is disconnected or taken out for service or maintenance, the lines fed by that generator will be disconnected and must be connected to other generator buses. This results in a change in voltage profile at the buses. Sudden increase in load also affects voltage. To achieve the aim of maintaining constant voltage, proper balance must be maintained between active and reactive power. Electric power supplied by utilities must be free of disturbances and

M. S. Priyadarshini (

)

J.N.T.U Anantapur, Ananthapuramu, AP, India

M. Sushama

ANNAMACHARYA INSTITUTE OF J.N.T.U.H C.E.H, Hyderabad, Telangana, India e-mail: m73sushama@jntuh.ac.in

TECHNOLOGY & SCIENCES C.K. Dinne (V&M), H. S. Saini et al. (eds.), Innovations in Electrical and Electronics Engineering,
Lecture Notes in Electrical Engineering 626

https://doi.org/10.1007/978-981-15-2256-7_22

225

A 64-Bit Implementation of Parallel Prefix Adder with Less Hardware Complexity

J. Bhavyasree¹, A. Maheswara Reddy², S.Saleem³, Y.Aasrita⁴

A.I.T.S, Kadapa,, India

bhavya.jvp@gmail.com,2a.maheswarreddy@gmail.com,3saleem725336@gmail.com,4aasrithareddy146@gmail.com

Abstract— Parallel prefix adders (PPA) are considered effective combinational circuits for performing the binary addition of two multi-bit numbers. These adders are widely used in arithmetic-logic units, which are parts of modern processors, such as microprocessors, digital signal processors, etc. This paper deals with Kogge-Stone adder, which is one of the fastest PPA. When performing the schematic implementation, this adder has a large hardware complexity. Therefore, in this work for reducing its hardware complexity the scheme of modified PPA has been developed. The performance parameters considered for the comparative analysis of the presented adders are: the number of logic gates, Quine-complexity and maximum delay obtained. Functionality verification and its synthesis are done using Xilinx 13.2.

Keywords— parallel prefix adder (PPA); Kogge-Stone adder; modified parallel prefix adder; the number of logic gates; Quine-complexity; maximum delay; prefix tree; schematic nodes

Introduction

The hardware implementation of binary addition is a fundamental architectural component in many processors, such as microprocessors, digital signal processors, mobile devices and other hardware applications [Error! Reference source not found.]. In these systems when building arithmetic logic unit (ALU), adders play an important role for performing the basic arithmetic operations, such 35 addition. subtraction, multiplication, division, etc. [Error! Reference source not found.]. Therefore, the hardware implementation of an effective adder is necessary to increase the performance of ALU and, consequently, the processor itself as a whole. Currently, a parallel prefix adder (PPA) is considered effective adder for performing the addition of two multi-bit numbers. Circuit complexity and the speed of PPA are important parameters at the stage of efficient hardware implementation and, therefore, in recent years various types of PPA with different characteristics of the parameters have been developed while performing the

In this paper Kogge-Stone adder [3] is investigated, which is one of the known effective fastest PPA. Kogge-Stone is widely and efficiently used. Such an adder has minimum delay binary addition. However, for estimation of hardware costs this adder has a great number of logic gates and Quine-complexity used in the schematic implementation. Therefore, in the present work for reducing its hardware complexity a modified parallel prefix adder is developed. Then, the comparison of the two presented adders is made by the following parameters: the number of logic gates, Quine-complexity, as well as the delay obtained by simulation in Quartus II CAD environment based on FPGA Altera EP2C15AF484C6. A perspective architecture is proposed for schematic implementation of various PPA. And derivation of the formulas is also described for computing the hardware characteristics which are dependent on the bit width of input operands of the presented adders.

II. Architecture Of The Parallel Prefix Adder

Parallel prefix adder (PPA) is a multi-bit carry-propagate adder which is used for parallel addition of two multi-bit numbers. PPA extend the generated and propagated logic of the carry look-ahead adder to perform addition even faster [4]. As the basic schematic structure of the various PPA, perspective architecture is analyzed, it consists of three stages (Figure 1) [5]: pre-processing stage, prefix computation stage and final processing stage. Let consider each stage in more detail.




Fig. 1. Architecture of the parallel prefix adder

At the pre-processing stage, carry-generate g_i and carrypropagate h_i signals are computed for each pair of input

TECHNOLOGI G (V&M),
C.K. Dinne (V&M),
KADAPA - 516 003. (A.P.)

As per the Latest Jawaharlal Nehru Technological University, Anantopur

For I' Semaster Civil Students

Pac II" Semester Mechanical & Food Technology Students

Regulation-2019

entine parchage

www.assendobookbazaar.com

-RAVINDRA REDDY

Hitech Publishing Company Pvt. Ltd

BESCHNOLOUS WOLDS

ORENIACCESS:

Self-Cleaning Surface-Coat of Micro Titanium Dioxide on Hardened Cement Mortar Surfaces **Irradiated With Sunlight**

N.Avinash Kumar Reddy¹, Dr.P. Sri Chandana²

Department of Civil Engineering, Assistant professor, Annamocharyo Institute of Technology and Sciences, Kadapo-516003, A.P., India Email:avinashce104@gmail.com

Department of Civil Engineering, Professor, Annamucharya Institute of Technology and Sciences, Kadapa-516003, A.P. India Email:srichundanaloka@gmail.com

One of the common problem happening is the deterioration of building facades due to increase in orban environmental pollution. Self cleaning comenticious materials have come under spotlight as a intelligent building materials and green materials for sistainable environment. Titanium dioxide is a promising photo catalytic material in degradation of many organic pollutaris. This paper illustrates the self-cleaning performance of titanium dioxide (size range 130 nm) as a coating applied on hardened coment mortar surfaces. The prepared samples i.e micro TiO₂ coated discs are completely immersed in earlier prepared Rhoda mine B solution(3 mg/l) having a wave length peak at 554.8 nm and exposed to sunlight. In the present study Rhoda mine B dye used as a decolourised indicator under sunlight. The research work done by applying different dosages of TiO₂ on lundered surgees showed good photocatalytic efficiency at well at its potential application in prevention of building facades due to urban environmental pollution.

Keywords: Micro TiO., photo catalysis, Rhada mine B. Sonlight, Environmental application

1. Introduction

The potential of TiO2 as a catalyst was discovered by Fujishima and Honda in 1972. TiO2 is a semiconductor, which has three crystal arrangements anatase, rutile, and brookite, of the three research has shown that titanium dioxide in the anatase exhibits the highest photo activity as a depollutant [1].TiO2 as a environmental photocatalyst seems to be very promising material due to its several advantages like Strong oxidising power, Anti-bacterial properties, Self-cleansing & De-polluting capabilities, non -toxic, chemical stability, high refractive index [2]. When the TiO2 cement surfaces either hydrophilic or hydrophobic are exposed to the irradiation, the catalyst gets photo excited and then the photocatalytic process

begins [3]. TiO2 is recently found to be an excellent photocatalyst to be used in pavement engineering for reducing vehicle emission pollutants [4]. Pollutants from vehicle exhaust adsorb to the pavement. The TiO2 coating on the pavement surface activates with the ultraviolet sunlight to break down the pollutants.

Ming Zhi Guo et al.[5] demonstrated an effective way to incorporate nano TiO2 in photo catalytic cementitious materials by using three TiO2 sprayed methods .spray A method in which surface layers were sprayed with TiO2 solution 30 times after mechanical compacting. Spray AB method in

ANNAMACHARYA INSTITUTE OF http://www.ijetjournalia.CHNOLOGT & SOIENCES

C.K. Dinne (V&M), KADAPA - 516 003. (A.P.) Page 1

the ERectisian Reddy a contrigue to the latest and B.Sc. students. Environmental Studies. Analog and Digital Electronics and Modern Physics to B. Teelt cacher. For past 10 years, he has engaged in teaching. Engineering Physics Seigneer, Kastajos, Andera Pradest. H., computed has in Degree in in Shought and the Companion of Co. Statistics University Аналиарыя. Аланкарыянны. Не ± во уссов; анд дувать Firepost, He completed Ph.D. from Javaniana Scom Technological Thysics with specialization in Electronics THE STATISTICS COLD



characterization of natural minerals. Nanoferrice and Solid waste management national conferences. His research areas of interest include. Speciroscopic international and national repote and has presented many papers in international and Dr. T. Ravindra Reddy has published numerous research papers in Journals of

Solid state physics from S.K.University, Ananthapur, He completed department of Physics, Govt. College for Men (A). Kadapa, Andhri he has engaged in teaching, Mechanics. Thermodynamics and Optics, Electricity and Anaetapuramu. He is an young and dynamic teacher. For just 16 years Ph.D from Jawaharlal Nehru Technological University Anantapur, Pradesh. He completed his PG Degree in Physics with specialization in Dr. G.Udaya Bhaskara Reddy is working as Lecturer in the



Magnetism, and Modern Physics to B.Sc. students.

conferences. His research areas of interest include. Spectroscopic characterization of minerals and Nanoferrites international repute and has presented many papers in international and national Dr. G. Udaya Bhaskara Reddy has published numerous research papers in journals of

Price:Within India: Rs. 500 Outside India: USS 25




Research India Publication NINCIP

Head Office: B-2/84, Ground Flagge HARYA Robini Sector-16, Delta Mobile PRODOCY Fax No.: +91-11-27297819ECHNOLOGY Website: www.ripublication.compAPA - 516 Email: ripublication@vsnl.net C.K. Dinne

FOR EZGIZEERS

Dr. T. Ravindra Reddy Dr. G. Udayabhaskara Reddy



RESEARCH ARTICLE

OPEN ACCESS

14 TRANSISTOR FULL ADDER CIRCUIT USING 4 TRANSISTOR XOR GATE AND TRANSMISSION GATE

S.NARENDRA1, A.MAHESWARA REDDY2, S.SALEEM3, K.M.HANEEF4

Abstract:

A rapid growth is been observed in the area of Integrated Circuits (IC) technology. All the ICs are to be designed in an optimized way so that they meet all the requirements of being faster, occupying less area and reduced power consumption. One of the circuits which occupy most of ICs is ALU which is a combination of arithmetic and logic units. Of the arithmetic units two are most important which are the adders and multipliers. This paper describes an efficient method to design full adders which is the basic unit of adders in ALUs.

Key words: ALU, Logic gates, Pass Transistor Logic, Transmission gate.

I. INTRODUCTION

Now days all the systems are built on an upcoming technology called System on Chip (SoC) in which all the components and peripherals have been built on a single chip which increases the complexity of the system. VLSI plays an important role in the development of such ideas.

Initially the electronics started their evolution with the invention of vacuum tubes. But with the help of Vacuum tubes only the movement of electrons was studied. After vacuum tubes transistors and diodes were introduced. But for larger circuits it was difficult to fabricate them in a board as they occupied larger space and consumed more power. Also it was difficult for the designers to identify the wiring and routing faults which occurred in such circuits. This led to the invention of Integrated Circuits by Jack and Kilby in which more number of transistors were integrated on a single chip. Initially 3 to 30 transistors were fabricated in a single chip which is known as Small Scale Integration (SSI). Then about 30 to 300 transistors were developed in a single chip which is known as Medium Scale Integration, All the above events happened in 1940S.

ISSN: 2395-1303

Colloquially Moore's law stated that the number of transistors on a single chip doubles each and every eighteen months. Further developments were LSI (300 to 3000 transistors in a single chip), VLSI (3000 to 30000 transistors in a single chip) and now it the upcoming technology is the ULSI with the fabrication of millions of transistors in a single chip. Also Moore's law found a drawback that in even less than eighteen months the number of transistors in a single chip got doubled.

Also circuits were introduced to do the arithmetic and logic operations. Initially logic operations such as AND, OR, NOT, NAND, NOR, EX-OR were done by LSI ICs. And circuits for doing arithmetic operations such as addition subtraction and multiplication were developed which made the field of signal processing and communication field involving arithmetic operations to glow more.

Half adder was designed to add two one bit numbers and when carry arose, that lead to the development of full adders which added three one bit numbers and produced. Full adder acts as the basic block of all adders which are used to perform multi bit additions.

PRINCIPAL

http://www.ijetjouenalholdCHARTA INSTITUTE Page 1
TECHNOLOGY & SCIENCE Page 1

C.K. Dinne (V&M), KADAPA - 516 003. (A.P.)

OPEN ACCESS

DESIGN AND ANALYSIS OF CONFIGURABLE MULTIPLIERS USING DUAL QUALITY 4:2 COMPRESSORS

M. Sree vidya¹, P.Anjaneya², O. Homa kesav³, G.K.Rajini⁴

1PG Scholar, Dept. Of ECE, AITS, Kadapa, AP,

Abstract:

Multiplier plays a vital role in many applications such as digital image processing, digital signal processing etc...so it is important to design the multiplier with low power consumption and reduced delay. In order to reduce this factor we design the multiplier using four 4:2 compressor and these compressors has a dual quality property and this property is used to switch between the exact and approximate modes. When it operates at approximate mode it reduces the power consumption and area at the cost of low accuracy. During approximate and exact mode each of these compressors has different power consumption and delays but only at approximate mode these compressors has its own level of accuracy. Hence these compressors are used in the design of parallel multiplier . These parallel multipliers provides configurable multiplication whose accuracy may change dynamically during the run time. We implement these compressors in a 32 bit dada multiplier which is evaluated in a 45 nm standard CMOS technology.

Index Terms: Power, 4:2 compressors, Accuracy, Approximate computing, Configurable, Delay

1. INTRODUCTION

The most commonly used techniques for the Motivated by the limited research on approximate generation of approximate arithmetic circuits are multipliers, compared with the extensive research on truncation, voltage over scaling (VOS) and approximate adders, and explicitly the lack of simplification of logic .Extensive research has been approximate techniques targeting the partial product conducted on approximate address providing generation, we introduce the partial product significant gains in terms of area and power while perforation method for creating approximate exposing small error. Approximate hardware circuits, contrary to software approximations, offer transistors reduction, lower dynamic and leakage power, lower multipliers. We omit the generation of some partial circuit delay, and opportunity for downsizing.

products, thus reducing the number of partial products that have to be accumulated; we decrease

http://www.ijetjournal.org ISSN: 2395-1303 PRINCIPAL ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES C.K. Dinne (V&M), KADAPA - 516 003. (A.P.)

Page 1

² Research Scholar, school of Electronics Engineering, VIT University, Vellore,

³ Research Scholar, school of Electronics Engineering, VIT University, Vellore,

⁴ Associate Professor, school of Electrical Engineering, VIT University, Vellore,



RESEARCH ARTICLES

OPEN ACCESS

A Reconfigurable FIR Filter Architecture to Trade off Filter Performance for Dynamic Power Consumption

V.Ruth Havila¹, O.Homa Kesav², P.Anjaneya³, G.K.Rajini⁴

¹PG Scholar, Dept. Of ECE, AITS, Kadapa, AP,

Abstract:

An architectural approach to design low power reconfigurable finite impulse response (LPRFIR) filter. The LPRFIR is well suited when the filter order is fixed and not changed for particular applications and efficient trade-off between power savings and filter performance can be implemented using the proposed architecture. Generally, FIR filter has large amplitude variations in input data and coefficients. Considering the amplitude of both the filter coefficients and inputs, proposed FIR filter dynamically changes the filter order. Mathematical analysis on power savings and filter performance degradation and its experimental results shows that the proposed approach achieves significant power savings without seriously compromising the filter performance. The power savings is up to 20.5% with minor performance degradation and the area overhead of the proposed scheme is less than 5.3% compared to the conventional approach.

Keywords: Approximate filtering, low power filter, reconfigurable design, high speed filter

1. INTRODUCTION

THE demand for low power digital signal processing (DSP) systems has increased due to explosive growth in mobile computing and portable multimedia applications. One of the most widely used operations performed in DSP is finite impulse response (FIR) filtering. The input-output relationship of the linear time invariant (LTI) FIR filter can be expressed

$$Y(n) = \sum_{k=0}^{N-1} c_k x(n-k)$$
 (1)

where N represents the length of limedia FIR filter, c kthekth coefficient, and x(n - k) by used the input data at time instant(n-k). In many applications, in order to achieve high e input-spectral containment and/or noise attenuation, FIR filters with fairly large spressed prince of taps are necessary. Many and acciences

KADAPA - S16 003. (A.P.)

Page 1

as the following equation:

² Research Scholar, school of Electronics Engineering, VIT University, Vellore,

³ Research Scholar, school of Electronics Engineering, VIT University, Vellore,

Associate Professor, school of Electrical Engineering, VIT University, Vellore,

International Conference on lew Trends in Engineering & Technology (ICNTET)

7th & 8th September 2018

ICNTET Conference Proceedings

Organised by

CIRT Imstitute of Engineering and Technology man Thanvaller Chennai Tambadu-India

545-37 OFFICE PER PER PER 17978 LES 1865-5629-7



Supported by

Asleddy

ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES C.K. Dinne (V&M), KADAPA - 516.003. (A.P.)







Ŷ.	AND A STATE OF THE PARTY OF THE	
	CHILD COLCUMN COLUMN CO	
	The state of the second st	
	consecution where Video boost in the net borners are a second or a second	
100	A STATE OF THE PARTY OF THE PAR	
	Light points and Pooling to track to a new Arabit of the same Sections	
		147
	Rotoresse Model for implicationable of EA, dissort Andrews Person SMA and Market Rotation and	
DX	Rotyrena Model for implementation of EA almost a compared and the compared	
	Reclination and Sanithers of Africking Synulic mode and Augment in a contract community of able	
	Realization and Santhern of Continue System (1997) Lagrani Computation with Improving Continue Code	
	Carlot areas of the state of th	470
	Recommended users Personal Point of Interest And Abard Data Almost Section 1996 in the his	
(4)	Recommended sears Personal Point of Interest Not Misconsisted and a comment of the property of the comment of t	15
14.	Pacified Stephinary starting and Constitution (Administration of the Association of the A	CHANG
	Rico Plant Diverse Detection using Color and Testory bealths on Different Orients	3450
12.0	Race Plant Diverse Detection using Color and Colors of State Colors and Colors of State Colors	
		414
144	Lord Introduced Analysis some Image Processors and State of Language Processors and State of the Control of the	10
	Transcript for Improved Denami. Adaptive Character American Services. As A Charles	-0.0
1-15	I same word. for Improved Figure 1988.	
	Performance Evaluation of Content ASR To Tompies for Alteria District	211
140	Performance Evaluation of Correst ASR Techniques for Month Discourse and Late Tourise Page & Com-	50
	Blind Material Letal J CG Separation from Single's framed based on the Total Scale times. USL and	
143		
		Sil
VANDO	The Technological and Social Impact of Quantum Grade Rendembre - The Discourse Researce in the	
148	binerging Cyber Reality	
		- 51
1.60	How Problems Helps to Improve the Portormance of a Factal Recognition Application	
1.40	How Probling Frequency of the English State of the State	
	Shielding +1 (le, t of Radiating Components	-5
150	Shielding S Die College State Die House David Davi Sava, II all Bours, Forma Tourism with State with Source States.	
137	Decision Tree World to Recommend Digital and Alternate Payment Methods for SAH's	
15)	Parties of the Control of the Parties of the Partie	7
	Inside Oncor Detection using Novime Learning Lechniques Colored Part	
152	Insula Threat Detection asing the transfer of the party o	OF
	Insular Theory Pears Temples Temper Accords the State of State of STATUTE. ANNAMACHARYA INSTITUTE. ANNAMACHARYA INSTITUTE.	S
1941	Analysis on Data Stephine Step	
	C.K. Dinne (Va.) KADAPA - 516 003. (A.P.)	
	KADATT	

Food Ingredient Analysis using lange Processing and Soural Language Progressing

gasse dis lineare in the

Francework for Improved Dynamic Adaptive Question Answering System

Ch & Markov

the state of the West of Waste West of the sode information becameless platform on which the in the content of the second state of the information data. With the exponential macinities granted in and type executions people, businesses and nations, the Internet has present as a plantage of and wersaidly to share according to appears, thesabelity and versaidity to share information to govern some - Web-bases collaborative roofs like question answering (QA) perials, blogs for any analysis recognitive receives for obtaining information in their bid to constitute on line constitute in the 1987 weeks maturally than to novel intelligent information refrieval systems for cateronic to appear - and straight to resist ements. In essence, Question Answering (QA) system table months adopted the copy and products on vertical all methods. In ordina QA portals, users tend to ask questions for selection and a expected more other users who may share their knowledge or expertise Henricological and the state of any property provide answers to a question even it it paramed by only a source cost and the end and an indication that the spectron two demandate at his time and resource of an he is a second second of a content of reading the entire secon answers provided for a given question. Hence and that he green the opportunity to their on qualitatively superior or more relevant answers as the accuracy time and others. Therefore, a mechanism that ranks the suggested answers and makes that in the laser ways and criminium; is the need of the ones. In this paper, we seek to suggest a rando the specific transfer American Americans System for the question answering system so that the and the first and appropriate interest to a priven question and pain better experience

Performance Evaluation of Current ASR Techniques for Mobile

Abstract. Specially is the larger define all methodology to be control of ANNAMACHARYA INSTITUTE OF the processors be that as at most obeyends continued the state of the stat The precionable that as a more depends on the matter and a read TECHNOLOGY & SCIENCES, and because of the complete to under a fact of the restriction of the complete to under a fact of the complete to under The precional be that at a many dept to continue of the term of the CK. Dinne (VSM) and (A.P.) and the precional of the condition of the condi

Anartapur, Amartapur amu. He is any oung and dynamic teacher, Fonjost 10 years, je Tirupati. He completed Ph.D. from Jawahartal Nefiru Technological University has engaged in teaching Special values and Ethics. Environmental Studies Degree in Physics with specialization in Electronics from S. V. University Technology and Sciences. Kadapi. Andhar Prodesi, He completed his PG department of Humanities and Sciences. Annamachago Institute of

pollution control. Spectroscopic characterization of minerus, and Natofamiles conferences. His research areas of interest include. Solid wasto in augument Dr. T. Ravindra Reddy has published numerous research peners in Journals of Engineering Physics and Modern Physics to B. Teelt and degrees fudents international repute and his presented many papers in international and region,



. University, India. His major research area is Analytical Circuity worked as scientist in Apotex research Pvt. Ltd. Bringling (200) and Ph D in the year of 2000 and 2006, respectively. So your Nandyal, Kurnool (DI). A.P. India: Dr. Shashi had completed by A.S. Dr. K.N. Shashikumar did his BSe in National (Agree College

conferences. His research areas of interest include, Schill with Dr. K.N.Shashi, Kumur has published numerous research papers South Korea At present he is working as Assistant Profitson of informational repute and has presented many papers in increasi-Humanities and Sciences. Annamacharya Institute of Technology Then he joined as research professor at Korea University, Jochiwan, Ci

is working as Assistant Professor in the

Dr. K.N. Shashikumar Dr. K.N. Shashikumar

Prige Wilhin India, PS, 500 Outlade India, USS 25

SBN: 978-93-97374-08-9

and Nanotechnology

poliution control, Electro Analytical Chemistry, Bassiption, Engli



EDGIVI AVENES & LIHICS

Volume II

undergraduate students of Jawahariai Nehru Technological Unviersity (INTU). This book has been designed to serve as a text book for the second semester B.E./ B.Tech

enable the students to grasp the concepts easily. Differential Equations and 2-Transforms. The simple and systematic presentation will concepts such as Laplace Transforms, Fourier Series, Fourier Transforms, Partial This comprehensive and assimilable text introduces to the students the Mathematical

Salient features

- Desinged to cover 100% of syllabus of Mathematics II of INTU, Ananthapor.
- throughout the text to reinforce the concepts. A large number of solved example problems and exersises are interwoven
- Previous year solved question papers included

Dr. K. V. Nagesware Reddy obtained his M.Sc., and Ph.D from Sci Vechalesware University, Tirupati, Andhra Pradesh, India. He is currently Assistant Professor in the Dynamics. He has published several papers in both National and International Journals Department of Mathematics, Annamacharya Institute of Technology & Sciences Kadapa - 516 126, Andhra Pradesh, India. He has a brillant academic carrier all through his teaching Under Graduate and Post Graduate students. His research interest is in Fluid

Dr. B. Rama Bhupal Reddy obtained his M.Sc., M.Phil. and Ph.D from Sri Venidateswara Cryptography. He has published 70 papers in these areas in both National and experience at Under Graduate and Post Graduate. His research interest include: Andhra Pradesh, India. He has a brilliant academic carrier all through teaching of the Department of Mothematics, K.S.R.M. College of Engineering, Kadapa - 516 003 He is an Editional Board Member in Research India Publications 16 International Journals. He has supervised some of the M. Philand Ph. Distudents guiden Computational Fluid Dynamics, Mathematical Modelling and Computer Networking University, Tirupati, Andhra Pradesh, India. He is currently Associate Professor & Head



SCITECH PUBLICATIONS (INDIA) PVT. LJ

www.scitechpublications.com email: scitechcorp@yahoo.co.in



Second Semester - JNTU-Ananthapur

Engineering Mathematics Volume II

K. V. Nageswara Reddy

Engineering Mathematics

B. Rama Bhupal Reddy

SCITECH



Pro No. Included Associate Associated for Association of Associati

S.V. Bhiversky, Triupeth File colmpissed Ph.D from Jawahadal Nehru Testrological University Amentagus. Advantagusanus Helius physing and dynamic teacher started has cerebras as a lecturer in Sei personessveral Degree Colleget, Jacobnalanadugu Nagarjuna Degree College for women kadapa. Later he joined as assistant professor in K.S.R.M.Engincering College, Kadapa, Presenthe is working in ATIS. Kadapa. For past 10 years, he has engaged in teaching Environmental Studios. Engineering Physics and Modern Physics to B. Tech and degree students.

Dr. T. Ravindra Reddy has published numerous research papers in journals of

HE HAND BOOK OF ENVIRONMENTAL STUDIES

DA T. RAVINGER RC.


ISBN: 978-93-86138-26-2

For Undergraduate Courses of All Universities

Dr. T. Ravindra Reddy

international repute and has presented many papers in international and national conferences. His research areas of interest include. Solid waste management.

pollution control, Spectroscopic characterization of minerals, and Nanofemas.



A Survey on Wind Energy, Load and Price forecasting

(Forecasting Methods)

Y.Nagaraja
PhD Scholar
EEE Dept, JNTU Anantapur
Annamachary Institute of
Technology, Kadapa
India

T.Devaraju

Dept of EEE

Sree Vidyanikethan Engg College
India

M.Vijay Kumar Dept of EEE, JNTU Anantapur India Sreedhar Madichetty Dept of EEE, BITS Pilani India

Abstract— The wind energy has an upward trend to continue over several decades, with the improvement of its turbine technology and reduction of energy production costs. Due to its unpredictable wind behavior and weather patterns, it may pose many problems including grid voltage balancing, synchronization, capital cost expenditure etc. So, there would be a definite need forecast the wind energy, its load and price. The use of these forecasting techniques may cause reduce the capital cost, installation and maintenance etc., Hence, in this article an attempt has been made to review the forecasting techniques for wind energy, load and price also it tried to explores the best possible methods for forecast the behavior/pattern.

Keywords— wind power; load forecasting; price forecasting; wind energy forecasting

I. INTRODUCTION (HEADING I) .

Load forecasting is defined as an estimation, or a prediction of electrical energy will be needed by the energy consumers and other utility systems in nearby future. In any electrical power system load forecasting is a control and integral process in the planning and operation of electric utilities [6]. It plays a key role in reduction of generating cost in generating stations. For knowing the future load demand, one should follow the prediction/forecasting techniques. It is preplanned process about sharing of loads for the coming years. It is helpful in avoiding the shortages/outages in the utility systems and saves price for generating companies as well as utility systems.

Electricity price forecasting (EPF) is defined as the process of using mathematical models to determine what electricity prices will be in future years based on the consumption of electricity [3]. After load forecasting, price could be decided by performing the price forecasting. Based on the time horizons both load and price forecasting are classified into 3 types they are short term (one hour to one week), medium term (one month to a year) and long term (over one year).

The time factors, weather data and consumer classes would be considered for short term forecasting. Time factors includes the time of year, the day of the week and an hour of the day. There are important differences in load consumption between weekdays and weekends. In weekdays, the consumption of load would be high and where as in weekends the load consumption would be less comparatively. Holidays are more difficult to forecast than the non-holidays because of their relative infrequent occurrence. Also, weather conditions plays a vital role in load forecasting. Temperature and humidity are most commonly used load effectors [7]. For this factor some organizations found, THI (Temperature-Humidity Index) and WCI (Wind Chill Index) are broadly used. THI is used for the measurement of summer heat and WCI is used for the measurement of cold stress in winter.

II. LOAD FORECATING METHODS

A. Short Term Forecasting Method

Short term forecasting techniques ranging from very simple extrapolation to high complex time series techniques has been developed in [10], by employing the combination of techniques that gives aggregate annual forecast.

(i). Similar Day Approach

This method is based on searching historical data for days within one, two or three years with some characteristics to the forecast day [10-11]. In that, it includes the weather details, day of the week and then the load of the similar day is considered. With this approach, the forecast could be easy for in any practical power systems and final forecasting error is comparatively low. The main disadvantage of this method is, if any weather conditions are affected in the previous similar day then it miss matches the present day weather conditions. The flow chart of this approach is shown in fig.1(a).

(ii). Time Series Method

Time series method uses qualitative forecasting techniques, which are based on analysis of historical data, and can be used to forecast future data points. Time series methods make forecasts based on historical patterns. It uses time as independent variable to produce demand and measurements are taken at successive periods. These measurements may be taken

ANNAMACHARYA INSTITUTE OF TECHNOLOGY & SCIENCES C.K. Dinne (V&M), KADAPA - 515 903. (A.P.1 National Conference on Emerging Trends in Information, Digital & Embedded Systems(NC'e-TIDES-2016)

International Journal of Advanced Trends in Engineering, Science and Technology(IJATEST)Volume.4,Special Issue.1Dec.2016

Systematic Design of High-Speed and Low-Power Domino Logic

B.Navya K.Sireesha S.Saleem O.Homakesav

U.G.Student, ECE, AITS, Kadapa, India U.G.Student, ECE, AITS, Kadapa, India 2 Assistant Professor, ECE, AITS, Kadapa, India Assistant Professor, ECE, AITS, kadapa, India 4

Abstract: Dynamic Domino logic circuits are widely used in modern digital VLSI circuits, Because it is simple to implement, low cost designs in CMOS Domino logic are presented. Compared to static CMOS logic, dynamic logic offers good performance. Wide fan-in logic such as domino circuits is used in high-performance applications. Domino gates typically consume higher dynamic switching and leakage power and display weaker noise immunity as compared to static CMOS gates. This paper compares static CMOS, domino logic design implementations. For the comparison of static CMOS and DOMINO logic we will see various design of Domino logic gates and as well as design of logic circuits using Domino logic gates.

Keywords - Dynamic; Domino; CMOS; Very Deep submicron technology; High speed; Low Power.


I. INTRODUCTION

Dynamic circuits are widely used in custom circuit design to achieve higher speed, smaller area and potentially lower power consumption due to glitch -free operation. There are also difficulties in designing and verifying this class of circuits However, Domino logic circuits can implement only non-inverting logic; the synthesis of a Domino logic circuit typically involves the conversion to a unate representation from the original binate logic network. Synthesis of domino circuits is more complicated than that of static circuits. The added complexity is due to domino log ic's monotonic nature which forces it to implement only non-inverting functions. Therefore, domino logic can only be mapped to a network of non-inverting functions, where needed logic inversions must be performed at either primary inputs and/or primary outputs. Dynamic logic is over twice as fast as normal logic; it uses only fast N transistors. Static logic is slower because it uses slow P transistors to compute logic. Dynamic logic is harder to work, but if we need the speed there is no other choice. There are also difficulties in designing and verifying this class of circuits. Dynamic circuitry

can become highly sensitive to clock skew, charge sharing etc. Do mino logic has created a substantial interest due to its performance and CMOS power consumption. It runs 1.5 - 2 times faster than static CMOS logic because dynamic

II. RELATED WORK

Dynamic logic (or sometimes clocked logic) is a design methodology in combinational logic circuits, particularly those implemented in standard CMOS logic .Standard CMOS logic has the disadvantages of increased area, complexi-ty and delay. Standard CMOS logic is built on transistors. The input is same to both the PMOS and NMOS transistors.



www.ijatest.org

TECHNOLOGY & SCIENCE - C.K. Dinne (V&M), KADAPA - 516 003. (A

77

National Conference on Emerging Trends in Information, Digital & Embedded Systems(NC'e-TIDES-2016)

International Journal of Advanced Trends in Engineering, Science and Technology(IJATEST)Volume.4, Special Issue. [Dec. 2016

Carry Select Adder Using Common Boolean Logic

J. Bhavyasree , K. Pravallika , O. Homakesav , S. Saleem

UG Student, ECE, AITS, Kadapa, India 1, UG Student, ECE, AITS, Kadapa, India 2 Assistant Professor, ECE, AITS, Kadapa, India 3, Assistant Professor, ECE, AITS, Kadapa, India 4

Abstract: In electronics, adder is a digital circuit that performs addition of numbers. To perform fast arithmetic operations, carry select adder (CSLA) is one of the fastest adders used in many data- processing processors. The structure of CSLA is such that there is further scope of reducing the area, delay and power consumption. Simple and efficient gate - level modification is used in order to reduce the area, delay and power of CSLA. Based on the modifications, 8-bit, 16-bit, 32-bit and 64-bit architectures of CSLA are designed and compared. In this paper, conventional CSLA is compared with Modified Carry select adder (MCSLA), Regular Square Root CSLA (SQRT CSLA), Modified SQRT CSLA and Proposed SQRT CSLA in terms of area, delay and power consumption. The result analysis shows that the proposed structure is better than the conventional CSLA.

Keywords: Adder, Carry select Adder (CSLA), Modified CSLA (MCSLA), Square Root CSLA (SQRT CSLA), Data rocessing processors.

LINTRODUCTION

In many computers and other kind of processors, adders are not only used in the arithmetic logic unit, but also in other parts of the processor, where they are used to calculate addresses, table indices and similar applications. Some other applications of adders are in Multiply - Accumulate (MAC) structures. Adders are also used in multipliers, in high speed integrated circuits and in digital signal processing to execute various algorithms like FFT, IIR and FIR. Now a days, design of low power, area efficient high speed data path logic systems are the most substantial areas in the research of VLSI design.

On the basis of requirements such as area, delay and power consumption some of the complex adders are Ripple Carry Adder, Carry look-Ahead Adder and Carry Select Adder. Ripple Carry Adder (RCA) shows the compact design but their computation time is longer. Time critical applications make use of Carry Look-Ahead Adder (CLA) to derive fast results but it leads to increase in area. But the carry select adder provides a compromise between the small areas but longer delay of RCA and large area with small delay of Carry Look Ahead adder.[1]

This paper presents a comparative analysis of various adders and proposed design of SQRT CSLA by sharing Common Boolean Logic and modified CSLA using Binary to Excess-1 Converter (BEC). Both these adders show less area, delay and power than other adders.

This paper is organized as follows: In section II literature survey is shown, section III deals with modified CSLA, section IV explains Regular SQRT CSLA and Modified SQRT CSLA and section V

scope.

II. LITERATURE SURVEY

Ripple Carry Adder consists of cascaded "N" single bit full adders. Output carry of previous adder becomes the input carry of next full adder. Therefore, the carry of this adder traverses longest path called worst case delay path through N stages. Fig. 1 shows the block diagram of ripple carry adder. Now as the value of N increases, delay of adder will also increase in a linear way. Therefore, RCA has the lowest speed amongst all the adders because of large propagation delay but it occupies the least area. Now CSLA provides a way to get around this linear dependency is to anticipate all possible values of input carry i.e. 0 and I and evaluate the result in advance. Once the original value of carry is known, result can be selected using the multiplexer stage. Therefore the conventional CSLA makes use of Dual RCA's to generate the partial sum and carry by considering input carry Cin=0 and Cin=1, then the final sum and carry are selected by multiplexers. Fig. 2 shows the 16-bit Conventional

The conventional CSLA is area consuming due to the use of dual RCA's.




Fig. 1 4-bit Ripple Carry Adder

The thasic idea of this work is to use Binary to explains about Proposed SQRT CSLA using common

Boolean logic. Results are analysed in section VI and with Carlin conventional CSLA in order to reduce the area and section VII concludes. Section VIII tells about future

The were 12131 BEC uses less number of logic gates than KADAPA - 516 003.

www.ijatest.org

International Journal of Advanced Trends in Engineering, Science and Technology(IJATEST)Volume.4, Special Issue.1Dec.2016

Adder Enhancement Techniques

S. Munni S. Hameeda Noor P. Anjaneya S.Saleem U.G.Student, ECE, AITS, Kadapa, India U.G.Student, ECE, AITS, Kadapa, India 2 Assistant Professor, ECE, AITS, Kadapa, India Assistant Professor, ECE, AITS, kadapa, India 4

Abstract: Adders are one of the most widely digital components in the digital integrated circuit design and are the necessary part of digital signal processing (DSP) applications. With the advances in technology, researchers have tried and are trying to design adders which offer either high speed, low power consumption, less area or the combination of them. The addition of the two bits is very based on the various speed-up schemes for binary addition, a comprehensive overview and qualitative evaluation of the different existing basic adder architectures are given in this paper. In addition , their comparison is performed in thesis for the performance analysis. We will synthesize the adders -Ripple Carry adder, Carry skip adder, Carry select adder and Carry look -ahead Adder, in ISE XILINX 13.2 by using HDL - Verilog and will simulate them in same tool. We will compare above mentioned adders in terms of delay, Slices Used and Look up tables used by the adders architecture.

Key words : Ripple Carry Adder, Carry Look Ahead adder, Carry Save adder

INTRODUCTION

In many computers and other kind of processors, adders are not only used in the arithmetic logic unit, but also in other parts of the processor, where they are used to calculate addresses, table indices and similar applications. Some other applications of adders are in Multiply -Accumulate (MAC) structures. Adders are also used in multipliers, in high speed integrated circuits and in digital signal processing to execute various algorithms like FFT, IIR and FIR. Now a days, design of low power, area efficient high speed data path logic systems are the most substantial areas in the research of VLSI design.

On the basis of requirements such as area, delay and power consumption some of the complex adders are Ripple Carry Adder, Carry look-Ahead Adder and Carry Select Adder. Ripple Carry Adder (RCA) shows the compact design but their computation time is longer. Time critical applications make use of Carry Look-Ahead Adder (CLA) to derive fast results but it leads to increase in area. But the carry select adder provides a compromise between the small areas but longer delay of RCA and large area with small delay of Carry Look Ahead adder.[1]

This paper presents a comparative analysis of various adders and comparison in terms of area and delay

RIPPLE CARRY ADDER

A ripple adder that adds two N-bit operands requires N full adders. The speed varies linearly with the word length. The RCA implements the conventional way of adding two numbers. In this architecture the operands are added bitwise from the least significant bits (LSBs) to the most significant (MSBs), adding at each stage the carry from the previous stage.




Fig: 4-bit Ripple Carry Adder Thus the carry out from the FA at stage i goes into the FA at stage (i +1), and in this manner carry ripples from LSB to MSB (hence the name of DESCRIPTION OF A RCA is relatively slow, since each full adder must wait for the carry bit which is coming from the TECHNOLOGY 8 SOUNDED TO THE CHROLOGY 8 SOUNDE TO THE CHROLOGY 8 SOUNDE TO THE CHROLO ripple carry adder). The layout of a RCA is

ANNAMACITATIVA C.K. Dinne (V&M) VADAPA - 516 003. (A.P.)